FAIRCHILD

SEMICONDUCTOR

MM74HC688 8-Bit Magnitude Comparator (Equality Detector)

General Description

The MM74HC688 equality detector utilizes advanced silicon-gate CMOS technology to compare bit for bit two 8-bit words and indicates whether or not they are equal. The $\overline{P=Q}$ output indicates equality when it is LOW. A single active low enable is provided to facilitate cascading of several packages and enable comparison of words greater than 8 bits.

This device is useful in memory block decoding applications, where memory block enable signals must be generated from computer address information. The comparator's output can drive 10 low power Schottky equivalent loads. This comparator is functionally and pin compatible to the 74LS688. All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.

September 1983

Revised February 1999


Features

- Typical propagation delay: 20 ns
- Wide power supply range: 2–6V
- Low quiescent current: 80 µA (74 Series)
- Large output current: 4 mA (74 Series)
- Same as HC521

Ordering Code:


Order Number	Package Number	Package Description
MM74HC688WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC688SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC688MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC688N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table

uts	
Enable	
G	$\overline{\mathbf{P}} = \overline{\mathbf{Q}}$
L	L
L	Н
L	Н
Н	Н
	Enable G L L L



© 1999 Fairchild Semiconductor Corporation DS005018.prf

MM74HC688

Supply Voltage (V_{CC})

DC Input Voltage (VIN)

Power Dissipation (P_D) (Note 3) S.O. Package only Lead Temperature (T_L)

(Soldering 10 seconds)

DC Output Voltage (V_{OUT})

 $\begin{array}{l} \mbox{Clamp Diode Current} (I_{IK}, I_{OK}) \\ \mbox{DC Output Current, per pin} (I_{OUT}) \\ \mbox{DC V}_{CC} \mbox{ or GND Current, per pin} (I_{CC}) \\ \mbox{Storage Temperature Range} (T_{STG}) \end{array}$

Absolute Maximum Ratings(Note 1) (Note 2)

Recommended Operating Conditions

-0.5 to +7.0V		Min	Max	Units
–1.5 to V _{CC} +1.5V	Supply Voltage (V _{CC})	2	6	V
–0.5 to V _{CC} +0.5V	DC Input or Output Voltage	0	V _{CC}	V
±20 mA	(V _{IN} , V _{OUT})			
±25 mA	Operating Temperature Range (T _A)	-40	+85	°C
±50 mA	Input Rise or Fall Times			
$-65^{\circ}C$ to $+150^{\circ}C$	$(t_r, t_f) V_{CC} = 2.0 V$		1000	ns
	$V_{CC} = 4.5V$		500	ns
600 mW	$V_{CC} = 6.0V$		400	ns
500 mW	Note 1: Absolute Maximum Ratings are those age to the device may occur.	e values l	beyond whi	ch dam-


260°C Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.


DC Electrical Characteristics (Note 4)


Symbol	Parameter	Conditions	Vcc	T _A =	25°C	$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
Symbol	Farameter	Conditions	VCC	Тур		Guaranteed L	imits	Units
VIH	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
VIL	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT} \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT} \le 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
	Current							
I _{CC}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μA
	Supply Current	$I_{OUT} = 0 \ \mu A$						

Note 4: For a power supply of 5V ±10% the worst case output voltages (V_{OH} , and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN} , I_{CC} , and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Interfer Delay, any P or Q to Output Image: Constraint of the c	ns ns Units							Parameter	
Delay, Enable to any Output AC Electrical Characteristics V _{CC} = 2.0V to 6.0V, C _L = 50 pF, t _r = t _f = 6 ns (unless otherwise specified) V _{CC} T _A = 25°C T _A = -40 to 85°C T _A = -55 to 125°C Symbol Parameter Conditions V _{CC} T _A = 25°C T _A = -40 to 85°C T _A = -55 to 125°C IPHL, t _{PLH} Maximum Propagation Delay, P or Q to 0utput 2.0V 600 175 220 263 IPHL, t _{PLH} Maximum Propagation Delay, Enable to 2.0V 600 175 220 263 Output 6.0V 19 30 38 45 IPHL, t _{PLH} Maximum Propagation Delay, Enable to 2.0V 45 120 150 180 Maximum Output Rise and Fall Time 2.0V 30 75 95 110 10 C _{PD} Power Dissipation C _{IN} Maximum Input Capacitance 45 10 10 10 10	:	20	14				out		e _{PHL} , t _{PLH}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Units						put		PLH, ^t PHL
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Units					specified)			
PHL: Typ Guaranteed Limits PHL: Maximum Propagation Delay, P or Q to Output 2.0V 60 175 220 263 Output 4.5V 22 35 444 53 Output 6.0V 19 30 38 45 PHL: Maximum Propagation Delay, Enable to 2.0V 45 120 150 180 PHL: Maximum Output 6.0V 13 20 25 30 THL: Maximum Output Rise and Fall Time 2.0V 30 75 95 110 and Fall Time 4.5V 8 15 19 22 CPD Power Dissipation Capacitance (Note 5) 45 10 10 10 CiN Maximum Input Capacitance 5 10 10 10 10				25°C					
Delay, P or Q to Output 4.5V 22 35 44 53 PHL. tpLH Maximum Propagation Delay, Enable to Output 2.0V 45 120 150 180 THL. trLH Maximum Output Rise and Fall Time 2.0V 45 120 150 180 PHL. trLH Maximum Output Rise and Fall Time 2.0V 30 75 95 110 PHL. trLH Maximum Output Rise and Fall Time 2.0V 30 75 95 110 PhL. trLH Maximum Output Rise and Fall Time 2.0V 30 75 95 110 10 PhD Power Dissipation Capacitance (Note 5) 45 15 19 22 150 10 10 10 10									-
Output 6.0V 19 30 38 45 PHL: tpLH Maximum Propagation Delay, Enable to Output 2.0V 45 120 150 180 Delay, Enable to Output 4.5V 15 24 30 36 HL: trLH Maximum Output Rise and Fall Time 2.0V 30 75 95 110 PPD Power Dissipation Capacitance (Note 5) Power Dissipation Capacitance 45 45 10 10 10	ns								_{'HL} , t _{PLH}
Maximum Propagation Delay, Enable to Output 2.0V 45 120 150 180 HL, ¹ rLH Delay, Enable to Output 2.0V 45 120 150 180 HL, ¹ rLH And Fall Time Maximum Output Rise and Fall Time 2.0V 30 75 95 110 PD Capacitance (Note 5) Power Dissipation Capacitance 45 45 10 10 10	ns								
Delay, Enable to Output Delay, Enable to Output 4.5V 15 24 30 36 HL, ¹ TLH Maximum Output Rise and Fall Time 2.0V 30 75 95 110 PD Power Dissipation Capacitance (Note 5) 0 7 13 16 19 IN Maximum Input Capacitance 5 10 10 10 10	ns								
Output 6.0V 13 20 25 30 HL, ¹ TLH Maximum Output Rise and Fall Time 2.0V 30 75 95 110 PD Power Dissipation Capacitance (Note 5) Power Dissipation 45 16 19 16 19 IN Maximum Input Capacitance 5 10 10 10 10	ns								HL, t _{PLH}
HL, t _{TLH} Maximum Output Rise and Fall Time 2.0V 30 75 95 110 PD Power Dissipation Capacitance (Note 5) Power Dissipation 45 45 16 19 10	ns								
and Fall Time 4.5V 8 15 19 22 PD Power Dissipation Capacitance (Note 5) 45 16 19 IN Maximum Input Capacitance 5 10 10 10	ns		25					-	
POwer Dissipation Capacitance (Note 5) 6.0V 7 13 16 19 Maximum Input Capacitance Maximum Input Capacitance 5 10 10 10 10	ns	110	95	75	30	2.0V		Maximum Output Rise	HL, t _{TLH}
PD Power Dissipation Capacitance (Note 5) 45 45 IN Maximum Input Capacitance 5 10 10	ns	22	19	15	8	4.5V		and Fall Time	
Capacitance (Note 5) 5 10 10 IN Maximum Input Capacitance 5 10 10	ns	19	16	13	7	6.0V			
IN Maximum Input 5 10 10 10 10 Capacitance	pF				45			Power Dissipation	PD
Capacitance								Capacitance (Note 5)	
	pF	10	10	10	5			Maximum Input	IN
								Capacitance	
IS = CPDVccf + Icc.								pr + 100-	IS - CPD V CC







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.