FAIRCHILD

BEMICONDUCTOR

MM74HCT164 8-Bit Serial-in/Parallel-out Shift Register

General Description

The MM74HCT164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A HIGH level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HCT logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to $V_{\mbox{\scriptsize CC}}$ and ground.

February 1984

Revised February 1999

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- Typical propagation delay: 20 ns
- Low quiescent current: 40 µA maximum (74HCT Series)
- Low input current: 1 μA maximum
- Fanout of 10 LS-TTL loads
- TTL input compatible

Ordering Code:

Order Number	Package Number	Package Description
MM74HCT164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HCT164SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table

Inputs				Outputs				
Clear	Clock	Α	в	Q _A	QB		Q _H	
L	Х	Х	Х	L	L		L	
н	L	х	Х	Q_{AO}	Q_{BO}		Q _{HO}	
Н	Ŷ	н	н	Н	Q _{An}		Q_{Gn}	
Н	Ŷ	L	х	L	Q _{An}		Q_{Gn}	
н	↑	х	L	L	Q _{An}		Q _{Gn}	

H = HIGH Level (steady state)

 $\begin{array}{l} L = LOW \ Level \ (steady \ state) \\ X = Irrelevant \ (any \ input, \ including \ transitions) \\ \uparrow = Transition \ from \ LOW-to-HIGH \ level. \end{array}$

 ${\rm Q}_{AO},~{\rm Q}_{BO},~{\rm Q}_{HO}=$ the level of ${\rm Q}_A,~{\rm Q}_B,$ or ${\rm Q}_H,$ respectively, before the indicated steady state input conditions were established.

 ${\rm Q}_{An},\,{\rm Q}_{Gn}$ = The level of ${\rm Q}_A$ or ${\rm Q}_G$ before the most recent \uparrow transition of the clock; indicated a one-bit shift



Absolute Maximum Ratings(Note 1) (Note 2)

Recommended Operating Conditions

Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (V _{IN})	-1.5 to $V_{CC}\text{+}1.5\text{V}$
DC Output Voltage (V _{OUT})	–0.5 to V_{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V _{CC} or GND Current, per pin (I _{CC})	±50 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package Only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V _{CC})	4.5	5.5	V
DC Input or Output Voltage			
(V _{IN} , V _{OUT})	0	V _{CC}	V
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
(t _r , t _f)		500	ns
Note 1: Absolute Maximum Ratings are those age to the device may occur.	values be	eyond which	ch dam-

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics

Symbol	Paramotor	Conditions	T _A =	= 25°C	$T_A = -40$ to $85^{\circ}C$	$T_A = -55 \ to \ 125^\circ C$	Unite
Symbol	Farameter	Conditions	Тур		Guaranteed L	Units	
VIH	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage						
VIL	Maximum LOW Level			0.8	0.8	0.8	V
	Input Voltage						
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$					
	Output Voltage	$ I_{OUT} = 20 \ \mu A$	V _{CC}	V _{CC} - 0.1	V _{CC} - 0.1	V _{CC} - 0.1	V
		$ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V
		$ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	V
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$					
	Voltage	$ I_{OUT} = 20 \ \mu A$	0	0.1	0.1	0.1	V
		$ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		$ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input	V _{IN} = V _{CC} or GND		±0.1	±1.0	±1.0	μA
	Current						
I _{CC}	Maximum Quiescent	V _{IN} = V _{CC} or GND					
	Supply Current	$I_{OUT} = 0 \ \mu A$		8.0	80	160	μΑ
		V _{IN} = 2.4V or 0.4V (Note 4)		1.0	1.3	1.5	mA

Note 4: This is measured per pin. All other inputs are held at V_{CC} ground.

	ymbol Parameter		Conditions				Тур	Guarante Limit	ed	Unit	
f _{MAX} Maximum Operating			50% Duty	50% Duty			55	35		MHz	
Frequency from Clock		k to Q	Cycle Clo	ock							
t _{PHL} , t _{PLH} Maximum Propag		on					17	27		ns	
	Delay Clock to Q										
t _{PHL} , t _{PLH}	Maximum Propagati	on					23	38		ns	
	Delay from Clear to	2					0				
REM	Clear to Cleak	ime,					3	0		ns	
Liear to Clock		20	t ≥ 20 m				6	13		ne	
'S	ININIMUM Set Up Time		ι <u>Η</u> 20 Π	3			0	15		113	
tu	Minimum Hold Time		to > 20 ps				1.5	5		ns	
•⊓	Clock to Data		13 - 20 11	-				Ũ			
tw	Minimum Pulse Widt	h					9	16		ns	
	Clock, Preset or Clea	ar								113	
$V_{CC} = 5.$ Symbol	$0V, \pm 10\%, C_L = 50 \text{ pF}, t_r = t_f$ Parameter	= 6 ns (unless other Condition	wise specif ons	fied) T _A =	= 25°C	T _A = -40	°C to 85°C	T _A = -55°(C to 125°C		
				Тур	Max	Min	Max	Min	Max		
† _{MAX}	Maximum Operating Frequency	50% Duty Cycle Clock		45	30		25		22		
t _{PHL} , t _{PLH}	Maximum Propagation			20	30		38		45		
	Delay from Clock to Q										
t _{PHL}	Maximum Propagation			26	41		51		61		
	Delay from Clear to Q										
t _{REM}	Minimum Removal Time Clear to Clock			4	8		10		14		
t _S	Minimum Setup Time Data to Clock	t _H ≥20 ns		7	15		19		23		
t _H	Minimum Hold Time Clock to Data	t _S ≥20 ns		1.5	5		5		5		
Clock to Data				10	18		22		27	┢	
t _W	Clock, or Clear										
t _W					500		500		500		
t _W	Maximum Input Rise and										
t _W t _r , t _f	Maximum Input Rise and Fall Time										
t _W t _r , t _f t _{THL} , t _{TLH}	Maximum Input Rise and Fall Time Maximum Output				15		19		22		
t _W t _r , t _f t _{THL} , t _{TLH}	Maximum Input Rise and Fall Time Maximum Output Rise and Fall Time				15		19		22		
t _w t _r , t _f t _{THL} , t _{TLH} C _{PD}	Maximum Input Rise and Fall Time Maximum Output Rise and Fall Time Power Dissipation	(per flip-flop)		160	15		19		22		
t _W t _r , t _f t _{THL} , t _{TLH} C _{PD}	Maximum Input Rise and Fall Time Maximum Output Rise and Fall Time Power Dissipation Capacitance (Note 5)	(per flip-flop)		160	15		19		22		



www.fairchildsemi.com

5



Feirchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.