

February 1997 Revised June 2000

NC7ST04 TinyLogic™ HST Inverter

General Description

The NC7ST04 is a single high performance CMOS Inverter, with TTL-compatible inputs. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation. ESD protection diodes inherently guard both input and output with respect to the $\rm V_{CC}$ and GND rails. High gain circuitry offers high noise immunity and reduced sensitivity to input edge rate. The TTL-compatible input facilitates TTL to NMOS/CMOS interfacing. Device performance is similar to MM74HCT but with $\frac{1}{2}$ the output current drive of HC/HCT.


Features

- Space saving SOT23 or SC70 5-lead package
- \blacksquare High Speed; $t_{PD}\!<\!\!7$ ns typ, $V_{CC}=5V,\,C_L=15\;pF$
- \blacksquare Low Quiescent Power; I_CC <1 μA typ, V_CC = 5.5V
- \blacksquare Balanced Output Drive; 2 mA I $_{\rm OL}$, –2 mA I $_{\rm OH}$
- TTL-compatible inputs


Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7ST04M5	MA05B	8S04	5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel
NC7ST04M5X	MA05B	8S04	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7ST04P5	MAA05A	T04	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	250 Units on Tape and Reel
NC7ST04P5X	MAA05A	T04	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description				
Α	Input				
Y	Output				
NC	No Connect				

Function Table

Y = A								
Input	Output							
Α	Υ							
L	Н							
Н	L							

H = HIGH Logic Level L = LOW Logic Level

 $\label{eq:time_cond} \mbox{TinyLogic}^{\mbox{\tiny TM}} \mbox{ is a trademark of Fairchild Semiconductor Corporation}.$

Absolute Maximum Ratings(Note 1) Conditions (Note 2) Supply Voltage (V_{CC}) -0.5V to +7.0V

±12.5 mA

DC Input Diode Current (I_{IK}) $V_{IN} < -0.5V$ -20 mA $V_{IN} \geq V_{CC} + 0.5 V$ +20 mA DC Input Voltage (V_{IN}) -0.5V to V_{CC} +0.5V DC Output Diode Current (I_{OK})

 $V_{OUT}\,{<}\,{-}0.5V$ -20 mA $V_{OUT} > V_{CC} + 0.5 V$ +20 mA Output Voltage (V_{OUT}) -0.5V to V_{CC} +0.5V

DC Output Source or Sink

Current (I_{OUT}) DC V_{CC} or Ground Current per

Supply Pin (I $_{\rm CC}$ or I $_{\rm GND}$) $\pm 25~\text{mA}$ Storage Temperature (T_{STG}) -65°C to +150°C

Junction Temperature (T_J) 150°C

DC V_{CC} or Ground Current per (Soldering, 10 seconds) 260°C

Power Dissipation (P_D) @ +85°C SOT23-5 200 mW

SC70-5 150 mW

Recommended Operating

Supply Voltage 4.5V-5.5V Input Voltage (V_{IN}) $0V-V_{CC}$ Output Voltage (V_{OUT}) 0V-V_{CC} Operating Temperature (T_A) -40°C to +85°C

Input Rise and Fall Time (t_r, t_f)

 $V_{CC}=5.0V\,$ 0-500 ns

Thermal Resistance (θ_{JA})

300°C/W SOT23-5 SC70-5 425°C/W

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifica-

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics


Symbol	Parameter	v _{cc}	T _A = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Cymbol	i arameter	(V)	Min	Тур	Max	Min	Max	Omics	Conditions	
V _{IH}	HIGH Level Input Voltage	4.5-5.5	2.0			2.0		V		
V_{IL}	LOW Level Input Voltage	4.5-5.5			0.8		0.8	V		
V _{OH}	HIGH Level Output Voltage	4.5	4.4	4.5		4.4		V	$I_{OH} = -20~\mu\text{A},~V_{IN} = V_{IL},$	
		4.5	4.18	4.35		4.13		V	$I_{OH} = -2 \text{ mA}$	
V _{OL}	LOW Level Output Voltage	4.5		0	0.1		0.1	V	$I_{OL} = 20 \mu A, V_{IN} = V_{IH},$	
		4.5		0.10	0.26		0.33	V	$I_{OL} = 2 \text{ mA}$	
I _{IN}	Input Leakage Current	5.5			±0.1		±1.0	μΑ	$0 \le V_{IN} \le 5.5V$	
I _{CC}	Quiescent Supply Current	5.5			1.0		10.0	μΑ	V _{IN} = V _{CC} or GND	
I _{CCT}	I _{CC} per Input	5.5			2.0		2.9	mA	Input $V_{IN} = 0.5V$ or $2.4V$	

AC Electrical Characteristics

Symbol	Parameter	v _{cc}	T _A = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Fig. No.
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	rig. No.
t _{PLH} ,	Propagation Delay	5.0		3.5	12			ns	C _L = 15 pF	Figures 1, 3
t_{PHL}		3.0		6.0	17					
		4.5		6.2	16		20	ns	C _L = 50 pF	
		4.5		11.4	27		31			
		5.5		4.3	14		18			
		5.5		11.1	26		30			
t _{TLH} ,	Output Transition Time	5.0		4	10			ns	C _L = 15 pF	_
t_{THL}	tтнL	4.5		11	25		31		C ₁ = 50 pF	Figures 1, 3
		5.5		10	21		26	ns	OL = 30 pi	., -
C _{IN}	Input Capacitance	Open		2	10			pF		
C _{PD}	Power Dissipation Capacitance	5.0		6				pF	(Note 3)	Figure 2

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:
I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CCstatic}).

AC Loading and Waveforms



 ${
m C_L}$ includes load and stray capacitance Input PRR = 1.0 MHz, ${
m t_W}$ = 500 ns

FIGURE 1. AC Test Circuit



Input = AC Waveform; PRR = Variable; Duty Cycle = 50%

FIGURE 2. I_{CCD} Test Circuit




FIGURE 3. AC Waveforms

M5X, P5X

Tape and Reel Specification TAPE FORMAT Number Cavity Package Tape Cover Tape Designator Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed M5, P5 Carrier 250 Filled Sealed Trailer (Hub End) 75 (typ) Empty Sealed Leader (Start End) 125 (typ) Empty Sealed

3000

75 (typ)

Filled


Empty


Sealed


Sealed

Trailer (Hub End)


Carrier








Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-5	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
		(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)
SOT23-5	8 mm	0.130	0.130	0.138 ± 0.002	0.055 ± 0.004	0.157	0.315 ± 0.012
		(3.3)	(3.3)	(3.5 ± 0.05)	(1.4 ± 0.11)	(4)	(8 ± 0.3)



www.fairchildsemi.com



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 2.00±0.20 0.65 1.9 -B- 1.25±0.10 2.10±0.10 -0.20 ^{+0.10} -0.05 0.25 LAND PATTERN RECOMMENDATION SEE DETAIL A 0.9±.10 0.95±0.15 6.00° △ max 0.1 R0.14 GAGE PLANE R0.10 0°-30° 0.20 6.00 0.45 0.425 NOMINAL DETAIL A

NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

5-Lead SC70, EIAJ SC-88a, 1.25mm Wide Package Number MAA05A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

7

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

MAA05ARevC