FAIRCHILD

SEMICONDUCTOR

NC7ST86 TinyLogic[™] HST 2-Input Exclusive-OR Gate

General Description

The NC7ST86 is a single 2-Input high performance CMOS Exclusive-OR Gate, with TTL-compatible inputs. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation. ESD protection diodes inherently guard both inputs and outputs with respect to the V_{CC} and GND rails. High gain circuitry offers high noise immunity and reduced sensitivity to input edge rate. The TTL-compatible inputs facilitate TTL to NMOS/CMOS interfacing. Device performance is similar to MM74HCT but with 1/2 the output current drive of HC/HCT.

Features

■ Space saving SOT23 or SC70 5-lead package


February 1997

Revised June 2000

- High Speed; $t_{PD} < 8$ ns typ, $V_{CC} = 5V$, $C_L = 15 \text{ pF}$
- E Low Quiescent Power; $I_{CC} < 1 \ \mu A \ typ$, $V_{CC} = 5.5 V$
- Balanced Output Drive; 2 mA I_{OL}, -2 mA I_{OH}
- TTL-compatible inputs

Ordering Code:


Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7ST86M5	MA05B	8S86	5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel
NC7ST86M5X	MA05B	8S86	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7ST86P5	MAA05A	T86	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	250 Units on Tape and Reel
NC7ST86P5X	MAA05A	T86	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel




Descriptions

Input Output

Connection Diagram



Function Table



© 2000 Fairchild Semiconductor Corporation DS012183

TinyLogic[™] is a trademark of Fairchild Semiconductor Corporation.

Pin Names

Α, Β

NC7ST86

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{IN} < -0.5V$	–20 mA
$V_{IN} \ge V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V _{IN})	–0.5V to V _{CC} +0.5V
DC Output Diode Current (I _{OK})	
$V_{OUT} < -0.5V$	–20 mA
$V_{OUT} > V_{CC} + 0.5V$	+20 mA
Output Voltage (V _{OUT})	–0.5V to V _{CC} +0.5V
DC Output Source or Sink	
Current (I _{OUT})	±12.5 mA
DC V_{CC} or Ground Current per	
Supply Pin (I _{CC} or I _{GND})	±25 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature (T _J)	150°C
Lead Temperature (T _L);	
(Soldering, 10 seconds)	260°C
Power Dissipation (P _D) @+85°C	
SOT23-5	200 mW
SC70-5	150 mW

Recommended Operating Conditions (Note 2)

Supply Voltage	4.5V–5.5V
Input Voltage (V _{IN})	0V-V _{CC}
Output Voltage (V _{OUT})	0V-V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 5.0V$	0–500 ns
Thermal Resistance (θ_{JA})	
SOT23-5	300°C/W
SC70-5	425°C/W

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuit soutistic the databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Vcc		$T_A = +25^{\circ}C$		$T_A = -40^\circ$	C to +85°C	Units	Conditions
Gymbol	i arameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions
V _{IH}	HIGH Level Input Voltage	4.5-5.5	2.0			2.0		V	
VIL	LOW Level Input Voltage	4.5-5.5			0.8		0.8	V	
V _{OH}	HIGH Level Output Voltage	4.5	4.4	4.5		4.4		V	$I_{OH}=-20~\mu\text{A},~V_{IN}=V_{IL},$
		4.5	4.18	4.35		4.13		V	V _{IH} I _{OH} = -2 mA
V _{OL}	LOW Level Output Voltage	4.5		0	0.1		0.1	V	$I_{OL} = 20 \ \mu A, \ V_{IN} = V_{IL},$
		4.5		0.10	0.26		0.33	V	$V_{IH} I_{OL} = 2 \text{ mA}$
I _{IN}	Input Leakage Current	5.5			±0.1		±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
I _{CC}	Quiescent Supply Current	5.5			1.0		10.0	μΑ	$V_{IN} = V_{CC}$ or GND
I _{CCT}	I _{CC} per Input	5.5			2.0		2.9	mA	One Input V _{IN} = 0.5V or 2.4V,
									Other Input V _{CC} or GND


AC Electrical Characteristics

NC7ST86


Symbol	Parameter	Vcc		$T_A = +25^{\circ}C$:	T _A = -40°	C to +85°C	Units	Conditions	Fig. No.
Gymbol	i alameter	(V)	Min	Тур	Max	Min	Max	onno	Conditions	1 ig. ito.
t _{PLH} ,	Propagation Delay	5.0		4.4	14			ns	C ₁ = 15 pF	
t _{PHL}		5.0		7.4	19			115	C _L = 15 pF	
		4.5		6.6	18		22			Figures
		4.5		13.1	29		33	ns	C ₁ = 50 pF	1, 3
		5.5		5.6	16		20	115	CL = 50 pr	
		5.5		12.5	28		32			
t _{TLH} ,	Output Transition Time	5.0		4	10			ns	C _L = 15 pF	
t _{THL}		4.5		11	25		31		0 50 - 5	Figures 1, 3
		5.5		10	21		26	ns	C _L = 50 pF	
C _{IN}	Input Capacitance	Open		2	10			pF		
CPD	Power Dissipation Capacitance	5.0		8				pF	(Note 3)	Figure 2


Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption I_{CCD} at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by expression: $I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC} static).$

AC Loading and Waveforms



 C_L includes load and stray capacitance Input PRR = 1.0 MHz, $t_w = 500$ ns





Input = AC Waveforms; PRR = Variable; Duty Cycle = 50% FIGURE 2. I_{CCD} Test Circuit







FIGURE 3. AC Waveforms

Package Designator M5, P5 M5X, P5X	Leader	Таре				y	Cover Tape
		Section		Cavities	Status		Status
		(Start End)		125 (typ)	Empty	/	Sealed
M5X, P5X	Carrier			250	Filled		Sealed
M5X, P5X	Trailer (Hub End)		75 (typ)	Empty	/	Sealed
M5X, P5X	Leader	(Start End)		125 (typ)	Empty	/	Sealed
	Carrier			3000	Filled		Sealed
	Trailer (Hub End)		75 (typ)	Empty	/	Sealed
w /					B AT F A TANGENT - POINTS -	3° MAX. TYP.	
ل ۳ ت	B TANGENT POINTS 3° MAX TYP		PI TYP			SECTION B	
پ ۳۲	A TYP	CAVITY SYMM E 			BEND R	SECTION B	
, ⊚⊺/ Package	A TYP	CAVITY SYMM E 		of FEED		SECTION B	
Package	A TYP TANGENT POINTS 3° MAX TYP	CAVITY STMM Q CAVITY CAVITY Q CAVITY Q CAVITY Q CAVITY CAVI	DIRECTION			SECTION B R 1.181 MIN [30]	SCALE
	A TYP TANGENT POINTS 3° MAX TYP	CAVITY STMM Q SECTI- SECTI-		DIM F	DIM K _o	SECTION B R 1.181 MIN [30] ADIUS NOT TO S DIM P1	CALE 0.315 ± 0
Package	A TYP TANGENT POINTS 3° MAX TYP	CAVITY STMM Q STMM Q SECTI DIM A 0.093	DIRECTION ON A-A DIM B 0.096	DIM F 0.138 ± 0.004	DIM K_o 0.053 ± 0.004	SECTION B R 1.181 MIN [30] ADIUS NOT TO S DIM P1 0.157	SCALE







NC7ST86 TinyLogic[™] HST 2-Input Exclusive-OR Gate