

# NM24C04U/NM24C05U 4K-Bit Serial EEPROM 2-Wire Bus Interface

### **General Description**

The NM24C04U/05U devices are 4K (4,096) bit serial interface CMOS EEPROMs (Electrically Erasable Programmable Read-Only Memory). These devices fully conform to the **Standard** I<sup>2</sup>C<sup>™</sup> 2-wire protocol which uses Clock (SCL) and Data I/O (SDA) pins to synchronously clock data between the "master" (for example a microprocessor) and the "slave" (the EEPROM device). In addition, the serial interface allows a minimal pin count packaging designed to simplify PC board layout requirements and offers the designer a variety of low voltage and low power options.

NM24C05U incorporates a hardware "Write Protect" feature, by which, the upper half of the memory can be disabled against programming by connecting the WP pin to  $V_{CC}$ . This section of memory then effectively becomes a ROM (Read-Only Memory) and can no longer be programmed as long as WP pin is connected to  $V_{CC}$ .

Fairchild EEPROMs are designed and tested for applications requiring high endurance, high reliability and low power consumption for a continuously reliable non-volatile solution for all markets.


## **Functions**

- I<sup>2</sup>C<sup>™</sup> compatible interface
- 4,096 bits organized as 512 x 8
- Extended 2.7V 5.5V operating voltage
- 100 KHz or 400 KHz operation
- Self timed programming cycle (6ms typical)
- "Programming complete" indicated by ACK polling
- NM24C05U: Memory "Upper Block" Write Protect pin

#### **Features**

- The I<sup>2</sup>C<sup>™</sup> interface allows the smallest I/O pincount of any EEPROM interface
- 16 byte page write mode to minimize total write time per byte
- Typical 200µA active current (I<sub>CCA</sub>)
- $\blacksquare$  Typical  $1\mu A$  standby current (I\_SB) for "L" devices and  $0.1\mu A$  standby current for "LZ" devices
- Endurance: Up to 1,000,000 data changes
- Data retention greater than 40 years


## **Block Diagram**



 $I^2C^{\intercal M}$  is a registered trademark of Philips Electronics N.V.

## **Connection Diagrams**

## Dual-in-Line Package (N), SO Package (M8), and TSSOP Package (MT8)




Top View
See Package Number N08E, M08A, and MTC08

## **Pin Names**

A1,A2	Device Address Inputs
V <sub>SS</sub>	Ground
SDA	Serial Data I/O
SCL	Serial Clock Input
NC	No Connection
V <sub>CC</sub>	Power Supply


## Dual-in-Line Package (N), SO Package (M8), and TSSOP Package (MT8)



Top View See Package Number N08E, M08A, and MTC08

# **Pin Names**

NC	No Connection
A1,A2	Device Address Inputs
V <sub>SS</sub>	Ground
SDA	Serial Data I/O
SCL	Serial Clock input
WP	Write Protect
V <sub>cc</sub>	Power Supply



## **Product Specifications**

## **Absolute Maximum Ratings**

Ambient Storage Temperature -65°C to +150°C

All Input or Output Voltages

with Respect to Ground 6.5V to -0.3V

Lead Temperature

(Soldering, 10 seconds) +300°C 2000V min.

**ESD** Rating

## **Operating Conditions**

**Ambient Operating Temperature** 

NM24C04U/05U NM24C04UE/05UE

-40°C to +85°C NM24C04UV/05UV -40°C to +125°C

Positive Power Supply

NM24C04U/05U NM24C04UL/05UL NM24C04ULZ/05ULZ 4.5V to 5.5V 2.7V to 5.5V 2.7V to 5.5V

 $0^{\circ}\text{C}$  to +70°C

# Standard V<sub>CC</sub> (4.5V to 5.5V) DC Electrical Characteristics

Symbol	Parameter	Test Conditions	Limits			Units
			Min	Typ (Note 1)	Max	
I <sub>CCA</sub>	Active Power Supply Current	$f_{SCL} = 400 \text{ KHz}$ $f_{SCL} = 100 \text{ KHz}$		0.2	1.0	mA
I <sub>SB</sub>	Standby Current	V <sub>IN</sub> = GND or V <sub>CC</sub>		10	50	μΑ
ILI	Input Leakage Current	$V_{IN}$ = GND to $V_{CC}$		0.1	1	μА
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = GND \text{ to } V_{CC}$		0.1	1	μА
V <sub>IL</sub>	Input Low Voltage		-0.3		V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 3 mA			0.4	V

# Low V<sub>CC</sub> (2.7V to 5.5V) DC Electrical Characteristics

Symbol	Parameter	Test Conditions			Limits		Units
				Min	Typ (Note 1)	Max	
I <sub>CCA</sub>	Active Power Supply Current	$f_{SCL} = 400 \text{ KHz}$ $f_{SCL} = 100 \text{ KHz}$			0.2	1.0	mA
I <sub>SB</sub>	Standby Current	V <sub>IN</sub> = GND or V <sub>CC</sub>	$V_{CC} = 2.7V - 4.5V$ $V_{CC} = 2.7V - 4.5V$ $V_{CC} = 4.5V - 5.5V$		1 0.1 10	10 1 50	μΑ μΑ μΑ
ILI	Input Leakage Current	V <sub>IN</sub> = GND to V <sub>CC</sub>			0.1	1	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = GND to V <sub>CC</sub>			0.1	1	μΑ
V <sub>IL</sub>	Input Low Voltage			-0.3		V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Voltage			V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 3 \text{ mA}$				0.4	V

## Capacitance $T_A = +25$ °C, f = 100/400 KHz, $V_{CC} = 5V$ (Note 2)

Symbol	Test	Conditions	Max	Units
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	V <sub>I/O</sub> = 0V	8	pF
C <sub>IN</sub>	Input Capacitance (A0, A1, A2, SCL)	$V_{IN} = 0V$	6	pF

Note 1: Typical values are  $T_A = 25^{\circ}C$  and nominal supply voltage (5V).

Note 2: This parameter is periodically sampled and not 100% tested.

## **AC Conditions of Test**


Input Pulse Levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input Rise and Fall Times	10 ns
Input & Output Timing Levels	V <sub>CC</sub> x 0.5
Output Load	1 TTL Gate and C <sub>L</sub> = 100 pF

# Read and Write Cycle Limits (Standard and Low $V_{\rm CC}$ Range 2.7V - 5.5V)

Symbol	Parameter	100	KHz	400	400 KHz	
		Min	Max	Min	Max	
f <sub>SCL</sub>	SCL Clock Frequency		100		400	KHz
Tı	Noise Suppression Time Constant at SCL, SDA Inputs (Minimum V <sub>IN</sub> Pulse width)		100		50	ns
t <sub>AA</sub>	SCL Low to SDA Data Out Valid	0.3	3.5	0.1	0.9	μs
t <sub>BUF</sub>	Time the Bus Must Be Free before a New Transmission Can Start	4.7		1.3		μs
t <sub>HD:STA</sub>	Start Condition Hold Time	4.0		0.6		μs
t <sub>LOW</sub>	Clock Low Period	4.7		1.5		μs
t <sub>HIGH</sub>	Clock High Period	4.0		0.6		μs
t <sub>SU:STA</sub>	Start Condition Setup Time (for a Repeated Start Condition)	4.7		0.6		μs
t <sub>HD:DAT</sub>	Data in Hold Time	0		0		μs
t <sub>SU:DAT</sub>	Data in Setup Time	250		100		ns
t <sub>R</sub>	SDA and SCL Rise Time		1		0.3	μs
t <sub>F</sub>	SDA and SCL Fall Time		300		300	ns
t <sub>SU:STO</sub>	Stop Condition Setup Time	4.7		0.6		μs
t <sub>DH</sub>	Data Out Hold Time	300		50		ns
t <sub>WR</sub> (Note 3)	Write Cycle Time - NM24C04U/05U - NM24C04U/05UL, NM24C04U/05UL	Z	10 15		10 15	ms


Note 3: The write cycle time (t<sub>WR</sub>) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the NM24C04U/05U bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.

## **Bus Timing**



DS800008-8


# **System Layout**



 $\textbf{Note:} \qquad \text{Due to open drain configuration of SDA, a bus-level pull-up resistor is called for, (typical value = 4.7k\Omega)}$ 

DS800008-20

## Example of 16K of Memory on 2-Wire Bus



Device		<b>Address Pins</b>	Memory Size	# of Page	
	A0	<b>A</b> 1	A2		Blocks
NM24C04U/05U	No Connect	ADR	ADR	4096 Bits	2

## **Device Operation Inputs (A1, A2)**

Device address pins A1 and A2 are connected to  $V_{CC}$  or  $V_{SS}$  to configure the EEPROM chip address. Table I shows the active pins.

Table 1.

Device	Α0	<b>A</b> 1	A2	Effects of Addresses
NM24C04U/05U	х	ADR	ADR	2 <sup>2</sup> = 4; 4*x (2x2K)** = 16K

<sup>\*</sup> Max # of devices on bus

Under the Standard IIC protocol the maximum density addressable using the three pin configuration of the IIC protocol is 16K. Any combination of densities can be used up to this limit.

#### **Background Information (IIC Bus)**

As mentioned, the IIC bus allows synchronous bidirectional communication between Transmitter/Receiver using the SCL (clock) and SDA (Data I/O) lines. All communication must be started with a valid START condition, concluded with a STOP condition and acknowledged by the Receiver with an ACKNOWLEDGE condition.

As shown below, the EEPROMs on the IIC bus may be configured in any manner required, the total memory addressed can not exceed 16K (16,384 bits). EEPROM memory address programming is controlled by 2 methods:

- Hardware configuring the A1 and A2 pins (Device Address pins) with pull-up or pull-down to V<sub>CC</sub> or V<sub>SS</sub>. All unused pins must be grounded (tied to V<sub>SS</sub>).
- Software addressing the required PAGE BLOCK within the device memory array (as sent in the Slave Address string).

For devices with densities greater than 16K, a different protocol, the Extended IIC protocol, is used. Refer to NM24C32U datasheet (for example) for additional details.

Addressing an EEPROM memory location involves sending a command string with the following information: [DEVICE TYPE]-[DEVICE ADDRESS]-[PAGE BLOCK ADDRESS]-[BYTE ADDRESS]

D	DEFINITIONS						
WORD	8 bits (byte) of data						
PAGE	16 sequential addresses (one byte each) that may be programmed during a 'Page Write' programming cycle						
PAGE BLOCK	2048 (2K) bits organized into 16 pages of addressable memory. (8 bits) x (16 bytes) x (16 pages) = 2048 bits						
MASTER	Any IIC device CONTROLLING the transfer of data (such as a microprocessor)						
SLAVE	Device being controlled (EEPROMs are always considered Slaves)						
TRANSMITTER	Device currently SENDING data on the bus (may be either a Master or Slave).						
RECEIVER	Device currently RECEIVING data on the bus (Master or Slave)						

## **Pin Descriptions**

#### Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

#### Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire—ORed with any number of open drain or open collector outputs.

#### WP Write Protection (NM24C05U Only)

If tied to  $V_{CC}$ , PROGRAM operations onto the upper half of the memory will not be executed. READ operations are possible. If tied to  $V_{SS}$ , normal operation is enabled, READ/WRITE over the entire memory is possible.

This feature allows the user to assign the upper half of the memory as ROM which can be protected against accidental programming. When write is disabled, slave address and word address will be acknowledged but data will not be acknowledged.

## **Device Operation**

The NM24C04U/05U supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is the master and the device that is controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the NM24C04U/05U will be considered a slave in all applications.

#### **Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to *Figure 2* and *Figure 3* on next page.

#### **Start Condition**

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The NM24C04U/05U continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

#### **Stop Condition**

All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used by the NM24C04U/05U to place the device in the standby power mode.

## **Write Cycle Timing**


#### Acknowledge

Acknowledge is a hardware convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits.

During the ninth clock cycle the receiver will pull the SDA line to LOW to acknowledge that it received the eight bits of data. Refer to *Figure 4*.


<sup>\*\*</sup> Number of page blocks per density

# **Write Cycle Timing (Figure 1)**




Note: The write cycle time (t<sub>WR</sub>) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle.


## **Data Validity (Figure 2)**



## **Start and Stop Definition (Figure 3)**



## **Acknowledge Response from Receiver (Figure 4)**



## Write Cycle Timing (Continued)


The NM24C04U/05U device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, the NM24C04U/05U will respond with an acknowledge after the receipt of each subsequent eight bit byte.

In the read mode the NM24C04U/05U slave will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to the standby power mode.

#### **Device Addressing**

Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are those of the device type identifier (see Figure 5). This is fixed as 1010 for all EEPROM devices.

#### Slave Addresses (Figure 5)



Refer to the following table for Slave Addresses string details:

Device	A0	<b>A</b> 1			Page Block Addresses
NM24C04U/05U	Р	Α	Α	2	00 01

A: Refers to a hardware configured Device Address pin P: Refers to an internal PAGE BLOCK memory segment.

All IIC EEPROMs use an internal protocol that defines a PAGE BLOCK size of 2K bits (for Word addressess 0000 through 1111). Therefore, address bits A0, A1, or A2 (if designated 'P') are used to access a PAGE BLOCK in conjunction with the Word address used to access any individual data byte (Word).

The last bit of the slave address defines whether a write or read condition is requested by the master. A '1' indicates that a read operation is to be executed, and a '0' initiates the write mode.

A simple review: After the NM24C04U/05U recognizes the start condition, the devices interfaced to the IIC bus wait for a slave address to be transmitted over the SDA line. If the transmitted slave address matches an address of one of the devices, the designated slave pulls the line LOW with an acknowledge signal and awaits further transmissions.

## **Write Operations**

#### **BYTE WRITE**

For a write operation a second address field is required which is a word address that is comprised of eight bits and provides access to any one of the 256 bytes in the selected page of memory. Upon receipt of the byte address the NM24C04U/05U responds with an acknowledge and waits for the next eight bits of data, again, responding with an acknowledge. The master then terminates the transfer by generating a stop condition, at which time the NM24C04U/05U begins the internal write cycle to the nonvolatile memory. While the internal write cycle is in progress the NM24C04U/05U inputs are disabled, and the device will not respond to any requests from the master. Refer to Figure 6 for the address, acknowledge and data transfer sequence.

#### **PAGE WRITE**

The NM24C04U/05U is capable of a sixteen byte page write operation. It is initiated in the same manner as the byte write operation; but instead of terminating the write cycle after the first data byte is transferred, the master can transmit up to fifteen more bytes. After the receipt of each byte, the NM24C04U/05U will respond with an acknowledge.

After the receipt of each byte, the internal address counter increments to the next address and the next SDA data is accepted. If the master should transmit more than sixteen bytes prior to generating the stop condition, the address counter will "roll over" and the previously written data will be overwritten. As with the byte write operation, all inputs are disabled until completion of the internal write cycle. Refer to *Figure 7* for the address, acknowledge, and data transfer sequence.


## **Acknowledge Polling**

Once the stop condition is issued to indicate the end of the host's write operation the NM24C04U/05U initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the NM24C04U/05U is still busy with the write operation no ACK will be returned. If the NM24C04U/05U has completed the write operation an ACK will be returned and the host can then proceed with the next read or write operation.


#### Write Protection (NM24C05U Only)

Programming of the upper half of the memory will not take place if the WP pin of the NM24C05U is connected to  $V_{CC}$ . The NM24C05U will accept slave and byte addresses; but if the memory accessed is write protected by the WP pin, the NM24C05U will not generate an acknowledge after the first byte of data has been received, and thus the program cycle will not be started when the stop condition is asserted.

#### **Byte Write (Figure 6)**



#### Page Write (Figure 7)



10 www.fairchildsemi.com

## **Read Operations**

Read operations are initiated in the same manner as write operations, with the exception that the  $R/\overline{W}$  bit of the slave address is set to a one. There are three basic read operations: current address read, random read, and sequential read.

#### **Current Address Read**

Internally the NM24C04U/05U contains an address counter that maintains the address of the last byte accessed, incremented by one. Therefore, if the last access (either a read or write) was to address n, the next read operation would access data from address n + 1. Upon receipt of the slave address with  $R/\overline{W}$  set to one, the NM24C04U/05U issues an acknowledge and transmits the eight bit byte. The master will not acknowledge the transfer but does generate a stop condition, and therefore the NM24C04U/05U discontinues transmission. Refer to Figure 8 for the sequence of address, acknowledge and data transfer.

#### **Random Read**

Random read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the  $R/\overline{\!W}$  bit set to one, the master must first perform a "dummy" write operation. The master issues the start condition, slave address and then the byte address it is to read. After the byte address acknowledge, the master immediately reissues the


start condition and the slave address with the  $R/\overline{W}$  bit set to one. This will be followed by an acknowledge from the NM24C04U/05U and then by the eight bit data. The master will not acknowledge the transfer but does generate the stop condition, and therefore the NM24C04U/05U discontinues transmission. Refer to *Figure 9* for the address, acknowledge and data transfer sequence.

#### **Sequential Read**


Sequential reads can be initiated as either a current address read or random access read. The first word is transmitted in the same manner as the other read modes; however, the master now responds with an acknowledge, indicating it requires additional data. The NM24C04U/05U continues to output data for each acknowledge received. The read operation is terminated by the master not responding with an acknowledge or by generating a stop condition.

The data output is sequential, with the data from address n followed by the data from n + 1. The address counter for read operations increments all word address bits, allowing the entire memory contents to be serially read during one operation. After the entire memory has been read, the counter "rolls over" and the NM24C04U/05U continues to output data for each acknowledge received. Refer to Figure 10 for the address, acknowledge, and data transfer sequence.

#### **Current Address Read (Figure 8)**




#### Random Read (Figure 9)




DS800008-18


S


## Sequential Read (Figure 10)




## Physical Dimensions inches (millimeters) unless otherwise noted









## 8-Pin Molded Small Outline Package (M8) Package Number M08A







Notes: Unless otherwise specified


0.0256 (0.65) ¦**→** Typ.

1. Reference JEDEC registration MO153. Variation AA. Dated 7/93

## 8-Pin Molded Thin Shrink Small Outline Package **Package Number MTC08**

**DETAIL A** Typ. Scale: 40X

## Physical Dimensions inches (millimeters) unless otherwise noted



Molded Dual-In-Line Package (N)
Package Number N08E

## **Life Support Policy**

Fairchild's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Fairchild Semiconductor Corporation. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Americas Customer Response Center Tel. 1-888-522-5372 Fairchild Semiconductor Europe

Fax: +44 (0) 1793-856858

Deutsch Tel: +49 (0) 8141-6102-0
English Tel: +44 (0) 1793-856856
Français Tel: +33 (0) 1-6930-3696
Italiano Tel: +39 (0) 2-249111-1

Fairchild Semiconductor Hong Kong 8/F, Room 808, Empire Centre

68 Mody Road, Tsimshatsui East Kowloon. Hong Kong Tel; +852-2722-8338 Fax: +852-2722-8383 Fairchild Semiconductor Japan Ltd. 4F, Natsume Bldg.

4-F, Natsume Bidg. 2-18-6, Yushima, Bunkyo-ku Tokyo, 113-0034 Japan Tel: 81-3-3818-8840 Fax: 81-3-3818-8841

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications