FAIRCHILD

SEMICONDUCTOR TM

# SCAN182245A Non-Inverting Transceiver with 25Ω Series Resistor Outputs

## **General Description**

The SCAN182245A is a high performance BiCMOS bidirectional line driver featuring separate data inputs organized into dual 9-bit bytes with byte-oriented output enable and direction control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

# Features

- High performance BiCMOS technology
- **\blacksquare** 25 $\Omega$  series resistors in outputs eliminate the need for
- external terminating resistors
- Dual output enable control signals
- 3-STATE outputs for bus-oriented applications
- 25 mil pitch SSOP (Shrink Small Outline Package)

December 1993

Revised August 2000

- IEEE 1149.1 (JTAG) Compliant
- Includes CLAMP, IDCODE and HIGHZ instructions
  Additional instructions SAMPLE-IN, SAMPLE-OUT and EXTEST-OUT
- Power Up 3-STATE for hot insert
- Member of Fairchild's SCAN Products

# **Ordering Code:**

Order Number	Package Number	Package Description
SCAN182245ASSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**


56      TDI        55      A10        53      A11        53      A11        53      A12        51      GND        50      A13        49      A14        48      VCc        47      A16        45      GND        44      A17        45      A18        42      A20        41      A21	
54      61        53      A11        52      A12        51      GND        50      A13        49      A14        48      Vcc        46      A15        45      GND        44      A17        43      A18        42      A20	
54      61        53      A11        52      A12        51      GND        50      A13        49      A14        48      Vcc        46      A15        45      GND        44      A17        43      A18        42      A20	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
50 A1 <sub>3</sub> 49 A1 <sub>4</sub> 48 V <sub>CC</sub> 47 A1 <sub>5</sub> 46 A1 <sub>6</sub> 45 GND 44 A1 <sub>7</sub> 43 A1 <sub>8</sub> 42 A2 <sub>0</sub>	
$\begin{array}{c} 49 \\ 48 \\ 48 \\ 47 \\ 47 \\ 415 \\ 46 \\ 45 \\ 45 \\ 45 \\ 45 \\ 417 \\ 43 \\ 417 \\ 43 \\ 418 \\ 42 \\ 42 \\ 42 \\ 42 \\ 42 \\ 42 \\ 42 \\ 4$	
$\begin{array}{c} 48 \\ 47 \\ 47 \\ 46 \\ 41_{5} \\ 46 \\ 45 \\ 45 \\ 45 \\ 44 \\ 41_{7} \\ 43 \\ 41_{8} \\ 42 \\ 42_{0} \\ 42_{0} \end{array}$	
47 A15 46 A16 45 GND 44 A17 43 A18 42 A20	
47 A15 46 A16 45 GND 44 A17 43 A18 42 A20	
45 GND 44 A1 <sub>7</sub> 43 A1 <sub>8</sub> 42 A2 <sub>0</sub>	
44 — A1 <sub>7</sub> 43 — A1 <sub>8</sub> 42 — A2 <sub>0</sub>	
43 A 1 <sub>8</sub> 42 A 2 <sub>0</sub>	
42 A20	
41 A21	
40 — GND	
39 A2 <sub>2</sub>	
38 — A23	
37 - V <sub>CC</sub>	
36 — A24	
35 — A25	
34 — GND	
33 — A2 <sub>6</sub>	
32 — A27	
31 - G2	
30 — A2 <sub>8</sub>	
29 — TCK	
	$\begin{array}{cccc} 34 & - & \text{GND} \\ 33 & - & \text{A2}_6 \\ 32 & - & \text{A2}_7 \\ 31 & - & \overline{\text{G2}} \\ 30 & - & \text{A2}_8 \end{array}$

### **Pin Descriptions**

Pin Names	Description
A1 <sub>(0-8)</sub>	Side A1 Inputs or 3-STATE Outputs
B1 <sub>(0-8)</sub>	Side B1 Inputs or 3-STATE Outputs
A2 <sub>(0-8)</sub>	Side A2 Inputs or 3-STATE Outputs
B2 <sub>(0-8)</sub>	Side B2 Inputs or 3-STATE Outputs
G1, G2	Output Enable Pins (Active LOW)
DIR1, DIR2	Direction of Data Flow Pins

© 2000 Fairchild Semiconductor Corporation DS011657

## **Truth Tables**



Inpu	uts			
G2 (Note 1)	DIR2	A2 <sub>(0-8)</sub>	В2 <sub>(0-8)</sub>	
L	L	H	⊢ H	
L	L	L ·	← L	
L	н	н	→ H	
L	н	L	→ L	
н	Х	Z	Z	

L = LOW Voltage Level


Z = High Impedance Note 1: Inactive-to-Active transition must occur to enable outputs upon power-up.


#### **Functional Description**

The SCAN182245A consists of two sets of nine non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Direction pins (DIR1 and DIR2) LOW enables data from B Ports to A Ports,

#### when HIGH enables data from A Ports to B Ports. The Output Enable pins ( $\overline{G1}$ and $\overline{G2}$ ) when HIGH disables both A and B Ports by placing them in a high impedance condition.


## **Block Diagrams**





Note: BSR stands for Boundary Scan Register.





# **Description of BOUNDARY-SCAN Circuitry**

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data.

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.


The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.



SCAN182245A Product IDCODE (32-Bit Code per IEEE 1149.1)

Versio n	Entity	Part	Manufacture r	Required
		Number	ID	by 1149.1
0000	111111	00000000 0	00000001111	1
MSB				MSB


The INSTRUCTION register is an 8-bit register which captures the default value of 10000001 (SAMPLE/PRELOAD) during the CAPTURE-IR instruction command. The benefit of capturing SAMPLE/PRELOAD as the default instruction during CAPTURE-IR is that the user is no longer required to shift in the 8-bit instruction for SAMPLE/PRELOAD. The sequence of: CAPTURE-IR  $\rightarrow$  EXIT1-IR  $\rightarrow$  UPDATE-IR will update the SAMPLE/PRELOAD instruction. For more information refer to the section on instruction definitions.





Instruction Code	Instruction
0000000	EXTEST
1000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
01000001	SAMPLE-IN
01000010	SAMPLE-OUT
00100010	EXTEST-OUT
10101010	IDCODE
1111111	BYPASS
All Others	BYPASS


# Scan Cell TYPE1




3


www.fairchildsemi.com

SCAN182245A



4





6

it No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type	Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type
79	DIR1	3	Input	TYPE1		35	B1 <sub>0</sub>	2	Input	TYPE1	
78	G1	54	Input	TYPE1		34	B1₁	4	Input	TYPE1	
77	AOE1		Internal	TYPE2			B1 <sub>2</sub>	5	Input	TYPE1	
	BOE <sub>1</sub>		Internal	TYPE2	Control		B1 <sub>3</sub>	7	Input	TYPE1	
75		26	Input	TYPE1	Signals		B1₄	8	Input	TYPE1	B1–in
	G2	31	Input	TYPE1			ч В1 <sub>5</sub>	10	Input	TYPE1	
	AOE <sub>2</sub>		Internal	TYPE2			B1 <sub>6</sub>	11	Input	TYPE1	
72	BOE <sub>2</sub>		Internal	TYPE2			B1 <sub>7</sub>	13	Input	TYPE1	
71	A1 <sub>0</sub>	55	Input	TYPE1		27	, B1 <sub>8</sub>	14	Input	TYPE1	
70	A1 <sub>1</sub>	53	Input	TYPE1			B2 <sub>0</sub>	15	Input	TYPE1	
	A1 <sub>2</sub>	52	Input	TYPE1			B2 <sub>1</sub>	16	Input	TYPE1	
	A1 <sub>3</sub>	50	Input	TYPE1			B2 <sub>2</sub>	18	Input	TYPE1	
67	-	49	Input	TYPE1	A1–in		B2 <sub>3</sub>	19	Input	TYPE1	
	A1 <sub>5</sub>	47	Input	TYPE1			B2 <sub>4</sub>	21	Input	TYPE1	B2–in
65	-	46	Input	TYPE1			B2 <sub>5</sub>	22	Input	TYPE1	
64	A1 <sub>7</sub>	44	Input	TYPE1			B2 <sub>6</sub>	24	Input	TYPE1	
	, А1 <sub>8</sub>	43	Input	TYPE1			B2 <sub>7</sub>	25	Input	TYPE1	
	A2 <sub>0</sub>	42	Input	TYPE1		18	B2 <sub>8</sub>	27	Input	TYPE1	
	A21	41	Input	TYPE1			A1 <sub>0</sub>	55	Output	TYPE2	
60	A2 <sub>2</sub>	39	Input	TYPE1		16	A1 <sub>1</sub>	53	Output	TYPE2	
	A2 <sub>3</sub>	38	Input	TYPE1	A2–in	15	A1 <sub>2</sub>	52	Output	TYPE2	
	A24	36	Input	TYPE1			A1 <sub>3</sub>	50	Output	TYPE2	
57	A2 <sub>5</sub>	35	Input	TYPE1		13	A14	49	Output	TYPE2	A1–ou
56	-	33	Input	TYPE1			A1 <sub>5</sub>	47	Output	TYPE2	
55	A2 <sub>7</sub>	32	Input	TYPE1			A1 <sub>6</sub>	46	Output	TYPE2	
54		30	Input	TYPE1			A1 <sub>7</sub>	44	Output	TYPE2	
53	B1 <sub>0</sub>	2	Output	TYPE2		9	A1 <sub>8</sub>	43	Output	TYPE2	
52	B1 <sub>1</sub>	4	Output	TYPE2			A2 <sub>0</sub>	42	Output	TYPE2	
51	B1 <sub>2</sub>	5	Output	TYPE2		7	A2 <sub>1</sub>	41	Output	TYPE2	
50	B1 <sub>3</sub>	7	Output	TYPE2		6	A2 <sub>2</sub>	39	Output	TYPE2	
49	B1 <sub>4</sub>	8	Output	TYPE2	B1-out	5	A2 <sub>3</sub>	38	Output	TYPE2	
48	B1 <sub>5</sub>	10	Output	TYPE2		4	A2 <sub>4</sub>	36	Output	TYPE2	A2–ou
47	B1 <sub>6</sub>	11	Output	TYPE2		3	A2 <sub>5</sub>	35	Output	TYPE2	
46	B1 <sub>7</sub>	13	Output	TYPE2		2	A2 <sub>6</sub>	33	Output	TYPE2	
45	B1 <sub>8</sub>	14	Output	TYPE2		1	A2 <sub>7</sub>	32	Output	TYPE2	
	B2 <sub>0</sub>	15	Output	TYPE2		0	A2 <sub>8</sub>	30	Output	TYPE2	
43	B2 <sub>1</sub>	16	Output	TYPE2							
	B2 <sub>2</sub>	18	Output	TYPE2							
41	B2 <sub>3</sub>	19	Output	TYPE2							
	B2 <sub>4</sub>	21	Output	TYPE2	B2-out						
39	B2 <sub>5</sub>	22	Output	TYPE2							
	B2 <sub>6</sub>	24	Output	TYPE2							
	B2 <sub>7</sub>	25	Output	TYPE2							
	B2 <sub>8</sub>	27	Output	TYPE2							

# SCAN ABT Live Insertion and Power Cycling Characteristics

SCAN ABT is intended to serve in Live Insertion backplane applications. It provides 2nd Level Isolation<sup>1</sup> which indicates that while external circuitry to control the output enable pin is unnecessary, there may be a need to implement differential length backplane connector pins for V<sub>CC</sub> and GND. As well, pre-bias circuitry for backplane pins may be necessary to avoid capacitive loading effects during live insertion.

SCAN ABT provides control of output enable pins during power cycling via the circuit in Figure 1. It essentially controls the  $\overline{G}_n$  pin until  $V_{CC}$  reaches a known level.

During *power-up*, when V<sub>CC</sub> ramps through the 0.0V to 0.7V range, all internal device circuitry is inactive, leaving output and I/O pins of the device in high impedance. From approximately 0.8V to 1.8V V<sub>CC</sub>, the Power-On-Reset circuitry, (POR), in Figure 1 becomes active and maintains device high impedance mode. The POR does this by providing a low from its output that resets the flip-flop The output, Q, of the flip-flop then goes high and disables the NOR gate from an incidental low input on the  $\overline{G}_n$  pin. After 1.8V V<sub>CC</sub>, the POR circuitry becomes inactive and ceases to


control the flip-flop. To bring the device out of high impedance, the  $\overline{G}_n$  input must receive an inactive-to-active transition, a high-to-low transition on  $\overline{G}_n$  in this case to change the state of the flip-flop. With a low on the  $\overline{Q}$  output of the flip-flop, the NOR gate is free to allow propagation of a  $\overline{G}_n$  signal.

During *power-down*, the Power-On-Reset circuitry will become active and reset the flip-flop at approximately 1.8V V<sub>CC</sub>. Again, the  $\overline{Q}$  output of the flip-flop returns to a high and disables the NOR gate from inputs from the  $\overline{G}_n$  pin. The device will then remain in high impedance for the remaining ramp down from 1.8V to 0.0V V<sub>CC</sub>.

Some suggestions to help the designer with live insertion issues:

- The  $\overline{G}_n$  pin can float during power-up until the Power-On-Reset circuitry becomes inactive.
- The  $\overline{\mathsf{G}}_n$  pin can float on power-down only after the Power-On-Reset has become active.

The description of the functionality of the Power-On-Reset circuitry can best be described in the diagram of Figure 2.



# Absolute Maximum Ratings(Note 2)

Storage Temperature	-65°C to +150°C	
Ambient Temperature under Bias	-55°C to +125°C	
Junction Temperature under Bias	-55°C to +150°C	
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V	
Input Voltage (Note 3)	-0.5V to +7.0V	
Input Current (Note 3)	-30 mA to +5.0 mA	
Voltage Applied to Any Output		
in the Disabled or		
Power-Off State	-0.5V to +5.5V	
in the HIGH State	–0.5V to $V_{CC}$	
Current Applied to Output		I
in LOW State (Max)	Twice the Rated I <sub>OL</sub> (mA)	
DC Latchup Source Current	–500 mA	Ì
Over Voltage Latchup (I/O)	10V	
ESD (HBM) Min.	2000V	

# Recommended Operating Conditions

Free Air Ambient Temperature	$-40^{\circ}C$ to $+85^{\circ}C$
Supply Voltage	+4.5V to +5.5V
Minimum Input Edge Rate	$(\Delta V/\Delta t)$
Data Input	50 mV/ns
Enable Input	20 mV/ns

# SCAN182245A

s s

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

# **DC Electrical Characteristics**

Symbol	Paramete	er	Vcc	Min	Тур	Max	Units	Conditions
VIH	Input HIGH Voltage			2.0			V	Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage					0.8	V	Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltag	je	Min			-1.2	V	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage		Min	2.5			V	I <sub>OH</sub> = -3 mA
			Min	2.0			V	I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage		Min			0.8	V	I <sub>OL</sub> = 15 mA
IIH	Input HIGH Current	All Others	Max			5	μA	V <sub>IN</sub> = 2.7V (Note 4)
			Max			5	μΑ	$V_{IN} = V_{CC}$
		TMS, TDI	Max			5	μA	$V_{IN} = V_{CC}$
I <sub>BVI</sub>	Input HIGH Current Brea	kdown Test	Max			7	μA	V <sub>IN</sub> = 7.0V
I <sub>BVIT</sub>	Input HIGH Current Breakdown Test (I/O)		Max			100	μΑ	V <sub>IN</sub> = 5.5V
IIL	Input LOW Current All Others		Max			-5	μA	V <sub>IN</sub> = 0.5V (Note 4)
			Max			-5	μA	$V_{IN} = 0.0V$
		TMS, TDI	Max			-385	μA	$V_{IN} = 0.0V$
V <sub>ID</sub>	Input Leakage Test		0.0	4.75			V	I <sub>ID</sub> = 1.9 μA
								All Other Pins Grounded
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current		Max			50	μA	$V_{OUT} = 2.7V$
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current		Max			-50	μA	$V_{OUT} = 0.5V$
I <sub>OZH</sub>	Output Leakage Current		Max			50	μA	$V_{OUT} = 2.7V$
I <sub>OZL</sub>	Output Leakage Current		Max			-50	μA	$V_{OUT} = 0.5V$
los	Output Short-Circuit Current		Max	-100		-275	mA	$V_{OUT} = 0.0V$
I <sub>CEX</sub>	Output HIGH Leakage Current		Max			50	μΑ	$V_{OUT} = V_{CC}$
I <sub>ZZ</sub>	Bus Drainage Test		0.0			100	μA	$V_{OUT} = 5.5V$ , All Others GND
I <sub>CCH</sub>	Power Supply Current		Max			250	μΑ	$V_{OUT} = V_{CC}$ ; TDI, TMS = $V_{CC}$
			Max			1.0	mA	$V_{OUT} = V_{CC}$ ; TDI, TMS = GND
I <sub>CCL</sub>	Power Supply Current		Max				mA	$V_{OUT} = LOW; TDI, TMS = V_{CC}$
			Max			65.8	mA	V <sub>OUT</sub> = LOW; TDI, TMS = GND
I <sub>CCZ</sub>	Power Supply Current		Max			250	μΑ	TDI, TMS = $V_{CC}$
			Max			1.0	mA	TDI, TMS = GND
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input							
		All Other Inputs	Max			2.9	mA	$V_{IN} = V_{CC} - 2.1V$
		TDI, TMS inputs	Max			3	mA	$V_{IN} = V_{CC} - 2.1V$
ICCD	Dynamic I <sub>CC</sub>	No Load	Max			0.2	mA/	Outputs Open
							MHz	One Bit Toggling, 50% Duty Cy

# **AC Electrical Characteristics**

Normal Operation:  $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$  $v_{cc}$ Symbol  $C_L = 50 \ pF$ Units Parameter (V) (Note 5) Min Тур Max t<sub>PLH</sub> t<sub>PHL</sub> Propagation Delay 1.0 3.1 5.2 5.0 ns A to B, B to A 1.5 4.4 6.5 Disable Time t<sub>PLZ</sub> 1.5 4.8 8.6 5.0 ns 1.5 5.2 8.9  $t_{\text{PHZ}}$ t<sub>PZL</sub> Enable Time 1.5 5.5 9.1 5.0 ns 1.5 4.6 8.2 t<sub>PZH</sub>

Note 5: Voltage Range 5.0V  $\pm$  0.5V

# **AC Electrical Characteristics**

		V <sub>CC</sub>	T <sub>A</sub>	Units			
Symbol	Parameter	(V)					
		(Note 6)	Min	Тур	Max		
t <sub>PLH</sub>	Propagation Delay	5.0	2.9	6.1	10.2	ns	
t <sub>PHL</sub>	TCK to TDO	5.0	4.2	7.7	12.1	115	
t <sub>PLZ</sub>	Disable Time	5.0	2.1	5.9	10.7	ns	
t <sub>PHZ</sub>	TCK to TDO	5.0	3.3	7.4	12.5	115	
t <sub>PZL</sub>	Enable Time	5.0	4.6	8.7	13.7	ns	
t <sub>PZH</sub>	TCK to TDO	5.0	2.8	6.8	11.5	115	
t <sub>PLH</sub>	Propagation Delay	5.0	2.8	6.3	10.7		
t <sub>PHL</sub>	TCK to Data Out during Update-DR State		4.5	8.2	13.0	ns	
t <sub>PLH</sub>	Propagation Delay	5.0	3.3	7.2	12.2		
t <sub>PHL</sub>	TCK to Data Out during Update-IR State	5.0	5.0	9.3	14.8	ns	
t <sub>PLH</sub>	Propagation Delay	5.0	3.7	8.4	14.0	ns	
t <sub>PHL</sub>	TCK to Data Out during Test Logic Reset State	5.0	5.7	10.8	17.2	115	
t <sub>PLZ</sub>	Disable Time	5.0	2.8	7.6	13.9	ns	
t <sub>PHZ</sub>	TCK to Data Out during Update-DR State	5.0	3.5	8.4	14.5	115	
t <sub>PLZ</sub>	Disable Time	5.0	3.6	8.7	15.1	ns	
t <sub>PHZ</sub>	TCK to Data Out during Update-IR State	5.0	3.8	9.2	15.9	115	
t <sub>PLZ</sub>	Disable Time	5.0	4.0	9.8	17.1	ns	
t <sub>PHZ</sub>	TCK to Data Out during Test Logic Reset State	5.0	4.2	9.9	16.6	115	
t <sub>PZL</sub>	Enable Time	5.0	4.4	9.3	15.5		
t <sub>PZH</sub>	TCK to Data Out during Update-DR State	5.0	3.0	7.5	13.3	ns	
t <sub>PZL</sub>	Enable Time	5.0	5.2	10.7	17.4	ns	
t <sub>PZH</sub>	TCK to Data Out during Update-IR State	5.0	3.9	9.0	15.4	115	
t <sub>PZL</sub>	Enable Time	5.0	5.7	12.0	19.8	ns	
t <sub>PZH</sub>	TCK to Data Out during Test Logic Reset State	5.0	3.0	10.2	17.6	115	

Note 6: Voltage Range  $5.0V \pm 0.5V$ 

Note: All Propagation Delays involving TCK are measured from the falling edge of TCK.

	Operation		v <sub>cc</sub>	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	
Symbol	Parameter	(V)	$C_L = 50 \text{ pF}$	Units	
			(Note 7)	Guaranteed Minimum	
t <sub>s</sub>	Setup Time		5.0	4.8	ns
	Data to TCK (Note 8)		5.0	4.0	115
t <sub>H</sub>	Hold Time		5.0	2.5	ns
	Data to TCK (Note 8)		0.0	2.0	110
t <sub>S</sub>	Setup Time, H or L		5.0	4.1	ns
	G1, G2 to TCK (Note 9)				
t <sub>H</sub>	Hold Time, H or L		5.0	1.7	ns
	TCK to G1, G2 (Note 9)				
ts	Setup Time, H or L		5.0	4.2	ns
	DIR1, DIR2 to TCK (Note 10)				
t <sub>H</sub>	Hold Time, H or L		5.0	2.3	ns
t.	TCK to DIR1, DIR2 (Note 10) Setup Time			+	
ts	Internal OE to TCK (Note 11)		5.0	3.8	ns
t.,	Hold Time, H or L			+	
t <sub>H</sub>	TCK to Internal OE (Note 10)		5.0	2.3	ns
ts	Setup Time, H or L				
.2	TMS to TCK		5.0	8.7	ns
t <sub>H</sub>	Hold Time, H or L				
п	TCK to TMS		5.0	1.5	ns
ts	Setup Time, H or L				
0	TDI to TCK		5.0	6.7	ns
t <sub>H</sub>	Hold Time, H or L		5.0	5.0	
	TCK to TDI		5.0	5.0	ns
t <sub>W</sub>	Pulse Width TCK:	Н	5.0	10.2	ns
		L	5.0	8.5	115
f <sub>MAX</sub>	Maximum TCK		5.0	50	MHz
	Clock Frequency		010		
t <sub>PU</sub>	Wait Time,		5.0	100	ns
	Power Up to TCK				
t <sub>DN</sub>	Power Down Delay		0.0	100	ms
	tage Range 5.0V $\pm$ 0.5V		0 0 47 40 00 07 0	NE 00 44 45 50 54 00 00 74)	
	ning pertains to the TYPE1 BSR and TYPE2 BSR after the buf ning pertains to BSR 74 and 78 only.	IEI (BSK U	-0, 9-17, 10-20, 27-3	55, 30-44, 45-53, 54-62, 63-71).	
	ming pertains to BSR 75 and 79 only.				
	ming pertains to BSR 72, 73, 76 and 77 only.				
Note: All Ing	put Timing Delays involving TCK are measured from the rising	edge of T	CK.		
Cono	aitanaa				
Capa	citance				
Symbol	I Parameter	Тур	Units	Conditions, T <sub>A</sub>	= 25°C
	Input Capacitance	5.9	pF	$V_{CC} = 0.0V (\overline{G}_n, DIR_n)$	
CINI				$V_{CC} = 5.0V (A_n, B_n)$	
C <sub>IN</sub> C <sub>I/O</sub> (Note 1	12) Output Capacitance	13.7	pF	$V_{CC} = 5.0V (A_n, B_n)$	

