

October 1991 Revised May 2000

SCAN18245T Non-Inverting Transceiver with 3-STATE Outputs

General Description

The SCAN18245T is a high speed, low-power bidirectional line driver featuring separate data inputs organized into dual 9-bit bytes with byte-oriented output enable and direction control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- IEEE 1149.1 (JTAG) Compliant
- Dual output enable control signals
- 3-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 32 mA/sink 64 mA
- \blacksquare Guaranteed to drive 50Ω transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP and HIGHZ instructions
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package Number	Package Description
SCAN18245TSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

TMS —		56 — TDI
B1 ₀ —	2	55 — A1 ₀
DIR1 —	3	54 - 61
B1, —	4	53 — A1 ₁
B1 ₂ —	5	52 — A1 ₂
GND —	6	51 — GND
B13 -	7	50 — A1 ₃
B14 -	8	49 - A1 ₄
v _{cc} —	9	48 — V _{CC}
B1 ₅ —	10	47 — A1 ₅
В1 _Б —	11	46 — A1 ₆
GND —	12	45 - GND
B17 -	13	44 — A1 ₇
B18 —	14	43 — A1 ₈
B2 ₀ —	15	42 - A2 ₀
B2 ₁ —	16	41 — A2 ₁
GND —	17	40 - GND
B2 ₂ —	18	39 — A2 ₂
B2 ₃ —	19	38 — A2 ₃
v _{cc} —	20	37 - V _{CC}
B2 ₄ —	21	36 — A2 ₄
B2 ₅ —	22	35 — A2 ₅
GND —	23	34 - GND
B2 ₆ —	24	33 — A2 ₆
B2 ₇ —	25	32 A27
DIR2 —	26	31 G2
B2 ₈ —	27	30 - A2 ₈
TDO —	28	29 - TCK

Pin Descriptions

Pin Names	Description
A1 ₍₀₋₈₎	Side A1 Inputs or 3-STATE Outputs
B1 ₍₀₋₈₎	Side B1 Inputs or 3-STATE Outputs
A2 ₍₀₋₈₎	Side A2 Inputs or 3-STATE Outputs
B2 ₍₀₋₈₎	Side B2 Inputs or 3-STATE Outputs
G1, G2	Output Enable Pins
DIR1, DIR2	Direction of Data Flow Pins

Truth Table

Inp	Inputs		0–8)	B1 (0-8)		
G1	DIR1	AI (0-0)			
L	L	Н	+	_	Н	
L	L	L	+	-	L	
L	Н	Н	_)	Н	
L	Н	L	-)	L	
Н	Х	Z			Z	

H= HIGH Voltage Level L= LOW Voltage Level

Inputs		A 2 (0	0)	B2 (0. 9)		
G2	DIR2	A2 (0–8)		B2 (0–8)		
L	L	Н	←	Н		
L	L	L	←	. L		
L	Н	Н	\rightarrow	Н		
L	Н	L	\rightarrow	L		
Н	Х	Z		Z		

X= Immaterial


Z= High Impedance

Functional Description


The SCAN18245 consists of two sets of nine non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Direction pins (DIR1 and DIR2) LOW enables data from B Ports to A Ports, when

HIGH enables data from A Ports to B Ports. The Output Enable pins $(\overline{G1} \text{ and } \overline{G2})$ when HIGH disables both A and B Ports by placing them in a high impedance condition.

Block Diagrams




Note: BSR stands for Boundary Scan Register.



Note: BSR stands for Boundary Scan Register.

Tap Controller



Description of Boundary-Scan Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data. (See IEEE Standard 1149.1 Figure 10–11 for a further description of scan cell TYPE1 and Figure 10–12 for a further description of scan cell TYPE2.)

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.


The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.

Bypass Register Scan Chain Definition




The INSTRUCTION register is an eight-bit register which captures the value 00111101.


The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique to the SCAN18245T device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.



Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGHZ
All Others	BYPASS



3



Boundary-Scan Register Definition Index

75 DIR2 26 Input TYPE1 Signation 74 \$\overline{G2}\$ 31 Input TYPE1 Signation 73 \$AOE_2\$ Internal TYPE2 TYPE2 72 \$BOE_2\$ Internal TYPE2 TYPE2 71 \$A1_0\$ 55 Input TYPE1 69 \$A1_2\$ 52 Input TYPE1 68 \$A1_3\$ 50 Input TYPE1 68 \$A1_3\$ 50 Input TYPE1 68 \$A1_4\$ 49 Input TYPE1 66 \$A1_5\$ 47 Input TYPE1 66 \$A1_6\$ 46 Input TYPE1 63 \$A1_8\$ 43 Input TYPE1 64 \$A1_7\$ 44 Input TYPE1 62 \$A2_0\$ 42 Input TYPE1 61 \$A2_1\$ 41 Input TYPE1 59	Bit No.	ell Type
77 AOE1	79	
76 BOE ₁ DIR2 26 Input TYPE1 Internal TYPE2 Input TYPE1 TYPE2 Sign: TYPE2 74 GZ 31 Input Internal Internal TYPE2 TYPE2 TYPE2 73 AOE ₂ BOE ₂ Internal Internal Internal Internal TYPE2 TYPE2 71 A1 ₀ A1 ₁ 55 Input TYPE1 TYPE1 TYPE1 69 A1 ₂ A1 ₂ 52 Input TYPE1 TYPE1 A1- GE A1- GE A	78	
75 DIR2 26 Input TYPE1 Sign: 31 74 G2 31 Input TYPE1 Sign: 31 73 AOE2 Internal TYPE2 TYPE2 72 BOE2 Internal TYPE2 TYPE1 70 A11 53 Input TYPE1 70 A12 52 Input TYPE1 69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 66 A15 47 Input TYPE1 63 A18 43 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 64 A21 41 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input<	77	
74 \$\overline{G2}\$ 31 Input TYPE1 73 \$AOE_2\$ Internal ITYPE2 72 \$BOE_2\$ Internal ITYPE2 71 \$A1_0\$ \$55\$ Input TYPE1 70 \$A1_1\$ \$53\$ Input TYPE1 69 \$A1_2\$ \$52\$ Input TYPE1 68 \$A1_3\$ \$50\$ Input TYPE1 67 \$A1_4\$ \$49\$ Input TYPE1 66 \$A1_5\$ \$47\$ Input TYPE1 65 \$A1_6\$ \$46\$ Input TYPE1 64 \$A1_7\$ \$44\$ Input TYPE1 63 \$A1_8\$ \$43\$ Input TYPE1 64 \$A2_0\$ \$42\$ Input TYPE1 60 \$A2_2\$ \$39\$ Input TYPE1 60 \$A2_2\$ \$39\$ Input TYPE1 59 \$A2_3\$ \$38\$ Input TYPE1 50 \$A2_6\$ \$33\$ Input TYPE1 54 \$A2_8\$ \$30\$ Input TYPE1 <t< td=""><td>76</td><td>Control</td></t<>	76	Control
73 AOE2 Internal I	75	Signals
72 BOE2 Internal TYPE2 71 A10 55 Input TYPE1 70 A11 53 Input TYPE1 69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 A1- 66 A15 47 Input TYPE1 A1- 65 A16 46 Input TYPE1 A1- 64 A17 44 Input TYPE1 A1- 63 A18 43 Input TYPE1 A2- 61 A20 42 Input TYPE1 A2-	74	
71 A10 55 Input TYPE1 70 A11 53 Input TYPE1 69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 66 A15 47 Input TYPE1 65 A16 46 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 63 A18 43 Input TYPE1 61 A20 42 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 59 A23 38 Input TYPE1 50 A26 33 Input TYPE1 57 A25 35 Input TYPE1 54	73	
70 A11 53 Input TYPE1 69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 66 A15 47 Input TYPE1 65 A16 46 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 63 A20 42 Input TYPE1 61 A21 41 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 58 A24 36 Input TYPE1 57 A25 35 Input TYPE1 56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 54	72	
69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 66 A15 47 Input TYPE1 65 A16 46 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 63 A20 42 Input TYPE1 61 A21 41 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 59 A23 38 Input TYPE1 57 A25 35 Input TYPE1 56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 54 A28 30 Input TYPE2 51	71	
68 A13 50 Input TYPE1 A1-4 A9 Input TYPE1 A1-6 A1-6 A1-6 A1-7 Input TYPE1 A1-7	70	
67	69	
66 A1 ₅ 47 Input TYPE1 65 A1 ₆ 46 Input TYPE1 64 A1 ₇ 44 Input TYPE1 63 A1 ₈ 43 Input TYPE1 62 A2 ₀ 42 Input TYPE1 61 A2 ₁ 41 Input TYPE1 60 A2 ₂ 39 Input TYPE1 59 A2 ₃ 38 Input TYPE1 58 A2 ₄ 36 Input TYPE1 57 A2 ₅ 35 Input TYPE1 56 A2 ₆ 33 Input TYPE1 54 A2 ₈ 30 Input TYPE1 53 B1 ₀ 2 Output TYPE2 51 B1 ₂ 5 Output TYPE2 50 B1 ₃ 7 Output TYPE2 49 B1 ₄ 8 Output TYPE2 </td <td>68</td> <td></td>	68	
65 A16 46 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 62 A20 42 Input TYPE1 61 A21 41 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 58 A24 36 Input TYPE1 57 A25 35 Input TYPE1 56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 47	67	A1-in
64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 62 A20 42 Input TYPE1 61 A21 41 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 58 A24 36 Input TYPE1 57 A25 35 Input TYPE1 56 A26 33 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 47 B16 11 Output TYPE2 47 B16 11 Output TYPE2 46 <td>66</td> <td></td>	66	
63 A1 ₈ 43 Input TYPE1 62 A2 ₀ 42 Input TYPE1 61 A2 ₁ 41 Input TYPE1 60 A2 ₂ 39 Input TYPE1 59 A2 ₃ 38 Input TYPE1 58 A2 ₄ 36 Input TYPE1 57 A2 ₅ 35 Input TYPE1 56 A2 ₆ 33 Input TYPE1 54 A2 ₈ 30 Input TYPE1 53 B1 ₀ 2 Output TYPE2 51 B1 ₂ 5 Output TYPE2 50 B1 ₃ 7 Output TYPE2 49 B1 ₄ 8 Output TYPE2 47 B1 ₆ 11 Output TYPE2 46 B1 ₇ 13 Output TYPE2 45 B1 ₈ 14 Output TYPE2	65	
62	64	
61 A21 41 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 58 A24 36 Input TYPE1 57 A25 35 Input TYPE1 56 A26 33 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 48 B15 10 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2	63	
60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 58 A24 36 Input TYPE1 A2- 57 A25 35 Input TYPE1 A2- 56 A26 33 Input TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE2 B1-0 TYPE2 TYPE2 B1-0 TYPE2	62	
59 A23 38 Input TYPE1 A2- 58 A24 36 Input TYPE1 A2- 57 A25 35 Input TYPE1 A2- 56 A26 33 Input TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE2 B1-0 TYPE2 B1	61	
58 A24 36 Input TYPE1 A2- 57 A25 35 Input TYPE1 A2- 56 A26 33 Input TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE1 TYPE2 B1-Q TYPE2	60	
57 A25 35 Input TYPE1 56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 48 B15 10 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2	59	
56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 50 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 48 B15 10 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2	58	A2-in
55 A27 32 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 48 B15 10 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2	57	
54 A2 ₈ 30 Input TYPE1 53 B1 ₀ 2 Output TYPE2 52 B1 ₁ 4 Output TYPE2 51 B1 ₂ 5 Output TYPE2 50 B1 ₃ 7 Output TYPE2 49 B1 ₄ 8 Output TYPE2 48 B1 ₅ 10 Output TYPE2 47 B1 ₆ 11 Output TYPE2 46 B1 ₇ 13 Output TYPE2 45 B1 ₈ 14 Output TYPE2	56	
53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 B1-c 48 B15 10 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2	55	
52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 48 B15 10 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2		
51 B1 ₂ 5 Output TYPE2 50 B1 ₃ 7 Output TYPE2 49 B1 ₄ 8 Output TYPE2 48 B1 ₅ 10 Output TYPE2 47 B1 ₆ 11 Output TYPE2 46 B1 ₇ 13 Output TYPE2 45 B1 ₈ 14 Output TYPE2	53	
50 B1 ₃ 7 Output TYPE2 49 B1 ₄ 8 Output TYPE2 48 B1 ₅ 10 Output TYPE2 47 B1 ₆ 11 Output TYPE2 46 B1 ₇ 13 Output TYPE2 45 B1 ₈ 14 Output TYPE2	52	
49 B1 ₄ 8 Output TYPE2 B1-c 48 B1 ₅ 10 Output TYPE2 47 B1 ₆ 11 Output TYPE2 46 B1 ₇ 13 Output TYPE2 45 B1 ₈ 14 Output TYPE2	51	
48 B1 ₅ 10 Output TYPE2 47 B1 ₆ 11 Output TYPE2 46 B1 ₇ 13 Output TYPE2 45 B1 ₈ 14 Output TYPE2	50	
47 B1 ₆ 11 Output TYPE2 46 B1 ₇ 13 Output TYPE2 45 B1 ₈ 14 Output TYPE2	49	B1-out
46 B1 ₇ 13 Output TYPE2 45 B1 ₈ 14 Output TYPE2	-	
45 B1 ₈ 14 Output TYPE2	47	
0	46	
44 B2 ₀ 15 Output TYPE2		
43 B2 ₁ 16 Output TYPE2		
42 B2 ₂ 18 Output TYPE2		
41 B2 ₃ 19 Output TYPE2		
39 B2 ₅ 22 Output TYPE2	39	
38 B2 ₆ 24 Output TYPE2		
37 B2 ₇ 25 Output TYPE2		
36 B2 ₈ 27 Output TYPE2	36	

ex									
Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type				
35	B1 ₀	2	Input	TYPE1					
34	B1 ₁	4	Input	TYPE1					
33	B1 ₂	5	Input	TYPE1					
32	B1 ₃	7	Input	TYPE1					
31	B1 ₄	8	Input	TYPE1	B1–in				
30	B1 ₅	10	Input	TYPE1					
29	B1 ₆	11	Input	TYPE1					
28	B1 ₇	13	Input	TYPE1					
27	B1 ₈	14	Input	TYPE1					
26	B2 ₀	15	Input	TYPE1					
25	B2 ₁	16	Input	TYPE1					
24	B2 ₂	18	Input	TYPE1					
23	B2 ₃	19	Input	TYPE1					
22	B2 ₄	21	Input	TYPE1	B2-in				
21	B2 ₅	22	Input	TYPE1					
20	B2 ₆	24	Input	TYPE1					
19	B2 ₇	25	Input	TYPE1					
18	B2 ₈	27	Input	TYPE1					
17	A1 ₀	55	Output	TYPE2					
16	A1 ₁	53	Output	TYPE2					
15	A1 ₂	52	Output	TYPE2					
14	A1 ₃	50	Output	TYPE2					
13	A1 ₄	49	Output	TYPE2	A1-out				
12	A1 ₅	47	Output	TYPE2					
11	A1 ₆	46	Output	TYPE2					
10	A1 ₇	44	Output	TYPE2					
9	A1 ₈	43	Output	TYPE2					
8	A2 ₀	42	Output	TYPE2					
7	A2 ₁	41	Output	TYPE2					
6	A2 ₂	39	Output	TYPE2					
5	A2 ₃	38	Output	TYPE2					
4	A2 ₄	36	Output	TYPE2	A2-out				
3	A2 ₅	35	Output	TYPE2					
2	A2 ₆	33	Output	TYPE2					
1	A2 ₇	32	Output	TYPE2					
0	A2 ₈	30	Output	TYPE2					

5

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $V_{I} = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA

DC Output Diode Current (I_{OK})

 $V_O = -0.5V$ -20 mA $V_O = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to V_{CC} +0.5V ±70 mA

DC Output Source/Sink Current (I_O)

DC V_{CC} or Ground Current

Per Output Pin ±70 mA

Junction Temperature

SSOP +140°C Storage Temperature -65°C to +150°C

ESD (Min) 2000V

Recommended Operating Conditions

Supply Voltage (V_{CC})

SCAN Products 4.5V to 5.5V Input Voltage (V_I) 0V to $V_{\mbox{\footnotesize CC}}$ Output Voltage (V_O) 0V to $V_{\mbox{\footnotesize CC}}$ Operating Temperature (T_A) -40°C to +85°C Minimum Input Edge Rate $\Delta V/\Delta t$ 125 mV/ns

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of SCAN circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	V _{CC} T _A = +		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	l luita	Conditions
Symbol	raidilletei	(V)	Тур	Guaranteed Limits		Units	
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} -0.1V
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} -0.1V
V _{OH}	Minimum HIGH	4.5		3.15	3.15	V	I 50A
	Output Voltage	5.5		4.15	4.15	V	$I_{OUT} = -50 \mu A$
	(Note 2)	4.5		2.4	2.4	V	$V_{IN} = V_{IL}$ or V_{IH}
		5.5		2.4	2.4	v	$I_{OH} = -32 \text{ mA}$
		4.5		2.4		V	$V_{IN} = V_{IL}$ or V_{IH}
		5.5		2.4		v	$I_{OH} = -24 \text{ mA}$
V _{OL}	Maximum LOW	4.5		0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5		0.1	0.1	v	1 _{OUT} = 50 μA
	(Note 2)	4.5		0.55	0.55	V	$V_{IN} = V_{IL}$ or V_{IH}
		5.5		0.55	0.55	v	$I_{OL} = 64 \text{ mA}$
		4.5		0.55		V	$V_{IN} = V_{IL}$ or V_{IH}
		5.5		0.55		v	$I_{OL} = 48 \text{ mA}$
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
I _{IN}	Maximum Input Leakage	5.5		2.8	3.6	μΑ	$V_I = V_{CC}$
TDI, TMS				-385	-385	μΑ	$V_I = GND$
	Minimum Input Leakage	5.5		-160	-160	μΑ	$V_I = GND$
I _{OLD}	Minimum Dynamic	5.5		94	94	mA	V _{OLD} = 0.8V Max
I _{OHD}	Output Current (Note 3)			-40	-40	mA	V _{OHD} = 2.0V Min
I _{OZT}	Maximum I/O						V_{I} (OE) = V_{IL} ,
	Leakage Current	5.5		±0.6	±6.0	μΑ	$V_{IH}V_{I} = V_{CC}$, GND
							$V_O = V_{CC}$, GND
I _{OS}	Output Short Circuit Current	5.5		-100	-100	mA (min)	ŭ
I _{CC}	Maximum Quiescent	5.5		16.0	88	μА	V _O = HIGH
	Supply Current	0.0		10.0		μ.	TDI, TMS = V_{CC}
		5.5		750	820	μА	V _O = HIGH
		0.0		7.50	320	μΑ	TDI, TMS = GND

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC}	**		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Oyiiiboi		(V)			ranteed Limits	Oilles	Conditions
I _{CCt}	Maximum I _{CC} Per Input	5.5		2.0	2.0	mA	$V_I = V_{CC}-2.1V$
		5.5		2.15	2.15	mA	$V_1 = V_{CC} - 2.1V$ TDI/TMS Pin, test one with the other floating

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Noise Specifications

Symbol	Parameter	v _{cc}	T _A = -	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units
V _{OLP}	i arameter	(V)	Тур	Guarant	eed Limits	Oilles
V _{OLP}	Maximum HIGH Output Noise (Note 5)(Note 6)	5.0	1.0	1.5		V
V _{OLV}	Minimum LOW Output Noise (Note 5)(Note 6)	5.0	-0.6	-1.2		V
V _{OHP}	Maximum Overshoot (Note 4)(Note 6)	5.0	V _{OH} +1.0	V _{OH} +1.5		V
V _{OHV}	Minimum V _{CC} Droop (Note 4)(Note 6)	5.0	V _{OH} -1.0	V _{OH} -1.8		V
V _{IHD}	Minimum HIGH Dynamic Input Voltage Level (Note 4)(Note 7)	5.5	1.6	2.0	2.0	V
V _{ILD}	Maximum LOW Dynamic Input Voltage Level (Note 4)(Note 7)	5.5	1.4	0.8	0.8	V

Note 4: Worst case package.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.

Note 6: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

Note 7: Maximum number of data inputs (n) switching. (n-1) input switching 0V to 3V. Input under test switching 3V to threshold (V_{ILD}).

AC Electrical Characteristics

Normal Operation

Symbol	Parameter	V _{CC} (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			T _A =-40°C to +85°C C _L = 50 pF		Units	
		(Note 8)	Min	Тур	Max	Min	Max		
t _{PLH} ,	Propagation Delay	5.0	1.6		7.9	1.6	8.5		
t _{PHL}	A to B, B to A		1.6		7.9	1.6	8.8	ns	
t _{PLZ} ,	Disable Time	5.0	1.2		8.6	1.2	9.5	no	
t _{PHZ}			1.2		8.5	1.2	9.0	ns	
t _{PZL} ,	Enable Time	5.0	1.6		11.0	1.6	12.0	ns	
t _{PZH}			1.6		8.5	1.6	9.5	115	

Note 8: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

AC Electrical Characteristics

	Operation	v _{cc}	T _A = +25°C			T _A =-40°C to +85°C		
Symbol	Parameter	(V)	C _L = 50 pF			C _L = 50 pF		Units
		(Note 9)	Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation Delay	5.0	2.8		13.2	2.8	14.5	
t _{PHL}	TCK to TDO		2.8		13.2	2.8	14.5	ns
t _{PLZ} ,	Disable Time	5.0	2.0		11.5	2.0	11.9	ns
t _{PHZ}	TCK to TDO		2.0		11.5	2.0	11.9	
t _{PZL} ,	Enable Time	5.0	2.4		14.5	2.4	15.8	ns
t _{PZH}	TCK to TDO		2.4		14.5	2.4	15.8	
t _{PLH} ,	Propagation Delay	5.0	4.0		18.0	4.0	19.8	
t _{PHL}	TCK to Data Out		4.0		18.0	4.0	19.8	ns
	During Update-DR State							
t _{PLH} ,	Propagation Delay		4.0		18.6	4.0	20.2	nc
t _{PHL}	TCK to Data Out	5.0	4.0		18.6	4.0	20.2	ns
	During Update-IR State							
t _{PLH} ,	Propagation Delay	5.0	4.4		19.9	4.4	21.5	ns
t _{PHL}	TCK to Data Out		4.4		19.9	4.4	21.5	
	During Test Logic							
	Reset State							
t _{PLZ} ,	Propagation Delay	5.0	3.2		16.4	3.2	18.2	ns
t _{PHZ}	TCK to Data Out		3.2		16.4	3.2	18.2	
	During Update-DR State							
t _{PLZ} ,	Propagation Delay	5.0	2.8		18.0	2.8	19.3	ns
t _{PHZ}	TCK to Data Out		2.8		18.0	2.8	19.3	
	During Update-IR State							
t _{PLZ} ,	Propagation Delay	5.0	2.8		18.4	2.8	20.0	<u> </u>
t _{PHZ}	TCK to Data Out		2.8		18.4	2.8	20.0	ns
	During Test Logic							
	Reset State							
t _{PZL} ,	Propagation Delay	5.0	4.0		18.9	4.0	20.9	ns
t _{PZH}	TCK to Data Out		4.0		18.9	4.0	20.9	
	During Update-DR State							
t _{PZL} ,	Propagation Delay	5.0	3.2		19.9	3.2	21.7	n-
t _{PZH}	TCK to Data Out		3.2		19.9	3.2	21.7	ns
	During Update-IR State							
t _{PZL} ,	Propagation Delay	5.0	3.6		21.3	3.6	23.3	nc
t _{PZH}	TCK to Data Out		3.6		21.3	3.6	23.3	ns
	During Test Logic							
	Reset State							

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Note: All Propagation Delays involving TCK are measured from the falling edge of TCK.

AC Operating Requirements

Scan Test Operation								
	Parameter	v _{cc}	T _A = +25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units			
Symbol		(V)	C _L = 50 pF	C _L = 50 pF				
		(Note 10)	Guarante					
t_S	Setup Time, H or L	5.0	0.0	0.0	ns			
	Data to TCK (Note 11)							
t _H	Hold Time, H or L	5.0	6.5	6.5	ns			
	TCK to Data (Note 11)	0.0						
t _S	Setup Time, H or L	5.0	0.0	0.0	ns			
	G1, G2 to TCK (Note 12)	0.0	0.0	0.0	1.0			
t _H	Hold Time, H or L	5.0	4.0	4.0	ns			
	TCK to G1, G2 (Note 12)	3.0						
t _S	Setup Time, H or L	5.0	0.0	0.0	ns			
	DIR1, DIR2 to TCK (Note 13)	5.0	0.0	0.0				
t _H	Hold Time, H or L	5.0	4.0	4.0	ns			
	TCK to DIR1, DIR2 (Note 13)	3.0	4.0	4.0				
t _S	Setup Time, H or L		1.0	1.0	ns			
	Internal AOE _n , BOE _n	5.0						
	to TCK (Note 14)							
t _H	Hold Time, H or L	5.0	4.0	4.0	ns			
	TCK to Internal AOE _n ,							
	BOE _n (Note 14)							
t _S	Setup Time, H or L	5.0	7.0	7.0	ns			
	TMS to TCK	5.0	7.0					
t _H	Hold Time, H or L	5.0	2.0	2.0	ns			
	TCK to TMS	5.0	2.0	2.0				
t _S	Setup Time, H or L	5.0	1.0	1.0	ns			
	TDI to TCK	3.0	1.0	1.0				
t _H	Hold Time, H or L	5.0	3.5	3.5	ns			
	TCK to TDI	3.0	3.3	3.3	115			
t _W	Pulse Width	5.0						
	н		15.0	15.0	ns			
	L		5.0	5.0				
f _{MAX}	Maximum TCK	5.0	25	25	MHz			
	Clock Frequency	5.0	20	20	IVITIZ			
T _{PU}	Wait Time,	5.0	400	100	ns			
-	Power Up to TCK	5.0	100	100				
T _{DN}	Power Down		100	400				
	Delay	0.0	100	100	ms			

Note 10: Voltage Range 5.0 is $5.0V \pm 0.5V$.

 $\textbf{Note 11:} \ \textbf{Timing pertains to the TYPE1 BSR and TYPE2 BSR after the buffer (BSR 0-8, 9-17, 18-26, 27-35, 36-44, 45-53, 54-62, 63-71).$

Note 12: Timing pertains to BSR 74 and 78 only.

Note 13: Timing pertains to BSR 75 and 79 only.

Note 14: Timing pertains to BSR 72, 73, 76 and 77 only.

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Extended AC Electrical Characteristics

Symbol	Parameter		$T_A = +25^{\circ}\text{C}, V_{CC} = 5.0\text{V}$ $C_L = 50 \text{ pF}$ 18 Outputs Switching (Note 15)			$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 5.0\text{V } \pm 0.5\text{V}$ $C_{L} = 250 \text{ pF}$ (Note 16)	
		Min	Тур	Max	Min	Max	
t _{PLH,}	Propagation Delay	2.5		10.5	3.5	12.0	
t _{PHL}	Data to Output	2.5		10.5	3.5	13.5	ns
t _{PZH} ,	Output Enable Time	2.5		10.5	(Note 17)		ns
t_{PZL}		2.5		13.5			
t _{PHZ,}	Output Disable Time	2.0		9.5	(Note 18)		ns
t_{PLZ}		2.0		10.0			
toshl	Pin to Pin Skew		0.5	1.0		1.0	ns
(Note 19)	HL Data to Output		0.5	1.0	1.0		115
toslh	Pin to Pin Skew		0.5	0.5 1.0	0.5 1.0 1.	1.0	ns
(Note 19)	LH data to Output		0.5	1.0		1.0	115

Note 15: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 16: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.


Note 17: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 18: The Output Disable Time is dominated by the RC network $(500\Omega, 250 \, \text{pF})$ on the output and has been excluded from the datasheet.

Note 19: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (toSHL), LOW-to-HIGH (toSLH), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Pin Capacitance	4	pF	$V_{CC} = 5.0V$
C _{I/O}	Input/Output Capacitance	20	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	41	pF	$V_{CC} = 5.0V$



Package Number MS56A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com