

October 1991 Revised May 2000

## **SCAN18373T Transparent Latch with 3-STATE Outputs**

#### **General Description**

The SCAN18373T is a high speed, low-power transparent latch featuring separate data inputs organized into dual 9bit bytes with byte-oriented latch enable and output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

#### **Features**

- IEEE 1149.1 (JTAG) Compliant
- Buffered active-low latch enable
- 3-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 32 mA/sink 64 mA
- $\blacksquare$  Guaranteed to drive 50 $\Omega$  transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP and HIGHZ instructions
- Member of Fairchild's SCAN Products

#### **Ordering Code:**

Order Number	Package Number	Package Description
SCAN1837TSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

Device also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



#### **Pin Descriptions**

Ī	Pin Names	Description
1	AI <sub>(0–8)</sub> , BI <sub>(0–8)</sub> ALE, BLE	Data Inputs
1	ALE, BLE	Latch Enable Inputs
7	AOE <sub>1</sub> , BOE <sub>1</sub>	3-STATE Output Enable Inputs
1	AO <sub>(0-8)</sub> , BO <sub>(0-8)</sub>	3-STATE Latch Outputs

#### **Truth Tables**

	۸0			
ALE	AOE <sub>1</sub>	AI <sub>(0-8)</sub>	AO <sub>(0-8)</sub>	
Х	Н	X	Z	
Н	L	L	L	
Н	L	Н	н	
L	L	Х	$AO_0$	

	BO.			
BLE	BOE <sub>1</sub>	BI <sub>(0-8)</sub>	BO <sub>(0-8)</sub>	
Х	Н	Х	Z	
Н	L	L	L	
Н	L	Н	Н	
L	L	X	BO <sub>0</sub>	


- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance AO<sub>0</sub> = Previous AO before H-to-L transition of ALE BO<sub>0</sub> = Previous BO before H-to-L transition of BLE

#### **Functional Description**

The SCAN18373T consists of two sets of nine D-type latches with 3-STATE standard outputs. When the Latch Enable (ALE or BLE) input is HIGH, data on the inputs (Al $_{(0-8)}$  or Bl $_{(0-8)}$ ) enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its input changes. When Latch Enable is LOW, the latches store the information that was present on


the inputs a set-up time preceding the HIGH-to-LOW transition of the Latch Enable. The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{AOE}_1 \text{ or } \overline{BOE}_1)$  input. When Output Enable is LOW, the standard outputs are in the 2-state mode. When Output Enable is HIGH, the standard outputs are in the high impedance mode, but this does not interfere with entering new data into the latches.


#### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Block Diagrams**





#### **Description of Boundary-Scan Circuitry**

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data.

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.

#### Bypass Register Scan Chain Definition Logic 0



The INSTRUCTION register is an eight-bit register which captures the value 00111101.

The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique


to the SCAN18373T device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.





 $\text{MSB} \to \text{LSB}$ 

Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGHZ
All Others	BYPASS









## Description of Boundary-Scan Circuitry (Continued) Boundary-Scan Register Definition Index

Bit No. Pin N	ame Pin No.	Pin Type	Scan C	ell Type
41 AOE <sub>1</sub>	3	Input	TYPE1	
40 ACP	54	Input	TYPE1	
39 AOE		Internal	TYPE2	Control
38 BOE <sub>1</sub>	26	Input	TYPE1	Signals
37 BCP	31	Input	TYPE1	
36 BOE		Internal	TYPE2	
35 Al <sub>0</sub>	55	Input	TYPE1	
34 Al <sub>1</sub>	53	Input	TYPE1	
33 Al <sub>2</sub>	52	Input	TYPE1	
32 Al <sub>3</sub>	50	Input	TYPE1	
31 Al <sub>4</sub>	49	Input	TYPE1	A–in
30 Al <sub>5</sub>	47	Input	TYPE1	
29 Al <sub>6</sub>	46	Input	TYPE1	
28 Al <sub>7</sub>	44	Input	TYPE1	
27 Al <sub>8</sub>	43	Input	TYPE1	
26 Bl <sub>0</sub>	42	Input	TYPE1	
25 Bl <sub>1</sub>	41	Input	TYPE1	
24 Bl <sub>2</sub>	39	Input	TYPE1	
23 Bl <sub>3</sub>	38	Input	TYPE1	
22 Bl <sub>4</sub>	36	Input	TYPE1	B–in
21 BI <sub>5</sub>	35	Input	TYPE1	
20 BI <sub>6</sub>	33	Input	TYPE1	
19 Bl <sub>7</sub>	32	Input	TYPE1	
18 BI <sub>8</sub>	30	Input	TYPE1	
17 AO <sub>0</sub>	2	Output	TYPE2	
16 AO <sub>1</sub>	4	Output	TYPE2	
15 AO <sub>2</sub>	5	Output	TYPE2	
14 AO <sub>3</sub>	7	Output	TYPE2	
13 AO <sub>4</sub>	8	Output	TYPE2	A-out
12 AO <sub>5</sub>	10	Output	TYPE2	
11 AO <sub>6</sub>	11	Output	TYPE2	
10 AO <sub>7</sub>	13	Output	TYPE2	
9 AO <sub>8</sub>	14	Output	TYPE2	
8 BO <sub>0</sub>	15	Output	TYPE2	
7 BO <sub>1</sub>	16	Output	TYPE2	
6 BO <sub>2</sub>	18	Output	TYPE2	
5 BO <sub>3</sub>	19	Output	TYPE2	
4 BO <sub>4</sub>	21	Output	TYPE2	B-out
3 BO <sub>5</sub>	22	Output	TYPE2	
2 BO <sub>6</sub>	24	Output	TYPE2	
1 BO <sub>7</sub>	25	Output	TYPE2	
0 BO <sub>8</sub>	27	Output	TYPE2	

#### **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current ( $I_{IK}$ )

 $\begin{array}{ll} V_I = -0.5 V & -20 \text{ mA} \\ V_I = V_{CC} + 0.5 V & +20 \text{ mA} \end{array} \label{eq:vi}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $\begin{array}{ccc} \text{V}_{\text{O}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Output Voltage (V}_{\text{O}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ \text{DC Output Source/Sink Current (I}_{\text{O}}) & \pm 70 \text{ mA} \\ \end{array}$ 

DC  $\rm V_{\rm CC}$  or Ground Current

Per Output Pin ±70 mA

Junction Temperature

 SSOP
 +140°C

 Storage Temperature
 -65°C to +150°C

 ESD (Min)
 2000V

## Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>)

 $\begin{tabular}{lll} SCAN & Products & 4.5V to 5.5V \\ Input & Voltage (V_I) & 0V to V_{CC} \\ Output & Voltage (V_O) & 0V to V_{CC} \\ Operating & Temperature (T_A) & -40^{\circ}C to +85^{\circ}C \\ Minimum & Input & Edge & Rate $\Delta V/\Delta t$ & 125 mV/ns \\ \end{tabular}$ 

V<sub>IN</sub> from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of SCAN circuits outside databook specifications.

#### **DC Electrical Characteristics**

0	B	V <sub>CC</sub> T <sub>A</sub>		$+25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		11-74-	0 1111
Symbol	Parameter	(V)	Тур	Gua	aranteed Limits	Units	Conditions
V <sub>IH</sub>	Minimum HIGH	4.5	1.5	2.0	2.0	.,	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	V	or V <sub>CC</sub> – 0.1V
V <sub>IL</sub>	Maximum LOW	4.5	1.5	0.8	0.8	.,	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	V	or V <sub>CC</sub> – 0.1V
V <sub>OH</sub>	Minimum HIGH	4.5		3.15	3.15	.,	
	Output Voltage	5.5		4.15	4.15	V	$I_{OUT} = -50 \mu A$
	(Note 2)	4.5		2.4	2.4	V	$V_{IN} = V_{IL}$ or $V_{IH}$
		5.5		2.4	2.4	V	$I_{OH} = -32 \text{ mA}$
		4.5		2.4		V	$V_{IN} = V_{IL}$ or $V_{IH}$
		5.5		2.4		V	$I_{OH} = -24 \text{ mA}$
V <sub>OL</sub>	Maximum LOW	4.5		0.1	0.1	٧	
	Output Voltage	5.5		0.1	0.1	V	$I_{OUT} = 50 \mu A$
	(Note 2)	4.5		0.55	0.55	٧	$V_{IN} = V_{IL}$ or $V_{IH}$
		5.5		0.55	0.55	V	$I_{OL} = 64 \text{ mA}$
		4.5		0.55		٧	$V_{IN} = V_{IL}$ or $V_{IH}$
		5.5		0.55		V	$I_{OL} = 48 \text{ mA}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μА	V <sub>I</sub> = V <sub>CC</sub> , GND
I <sub>IN</sub>	Maximum Input	5.5		2.8	3.6	μА	$V_I = V_{CC}$
TDI, TMS	Leakage			-385	-385	μΑ	$V_I = GND$
	Minimum Input Leakage	5.5		-160	-160	μΑ	V <sub>I</sub> = GND
I <sub>OLD</sub>	Minimum Dynamic	5.5		94	94	mA	V <sub>OLD</sub> = 0.8V Max
I <sub>OHD</sub>	Output Current (Note 3)			-40	-40	mA	V <sub>OHD</sub> = 2.0V Min
I <sub>OZ</sub>	Maximum Output Leakage Current	5.5		±0.5	±5.0	μА	$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$
I <sub>OS</sub>	Output Short Circuit Current	5.5		-100	-100	mA Min	V <sub>O</sub> = 0V
I <sub>CC</sub>	Maximum Quiescent	5.5		16.0	88	μА	V <sub>O</sub> = Open
	Supply Current						TDI, TMS = $V_{CC}$
		5.5		750	820	μА	V <sub>O</sub> = Open
		1					TDI, TMS = GND

### DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub> T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions		
Cymbol	r di dinetei	(V)	Typ Gua		ranteed Limits	Omio	Containions	
I <sub>CCt</sub>	Maximum I <sub>CC</sub> per Input	5.5		2.0	2.0	mA	$V_I = V_{CC} - 2.1V$	
		5.5		2.15	2.15	mA	$V_I = V_{CC} - 2.1V$ TDI/TMS Pin,	
							Test One with the	
							Other Floating	

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

#### **Noise Specifications**

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	
Symbol	Farameter	(V)	Тур	Guaran	teed Limits	UIIIIS	
V <sub>OLP</sub>	Maximum HIGH Output Noise (Note 4)(Note 5)	5.0	1.0	1.5		V	
V <sub>OLV</sub>	Minimum LOW Output Noise (Note 4)(Note 5)	5.0	-0.6	-1.2		V	
V <sub>OHP</sub>	Maximum Overshoot (Note 5)(Note 6)	5.0	V <sub>OH</sub> + 1.0	V <sub>OH</sub> + 1.5		V	
V <sub>OHV</sub>	Minimum V <sub>CC</sub> Droop (Note 5)(Note 6)	5.0	V <sub>OH</sub> – 1.0	V <sub>OH</sub> – 1.8		V	
V <sub>IHD</sub>	Minimum HIGH Dynamic Input Voltage Level (Note 6)(Note 7)	5.5	1.6	2.0	2.0	V	
V <sub>ILD</sub>	Maximum LOW Dynamic Input Voltage Level (Note 6)(Note 7)	5.5	1.4	0.8	0.8	V	

Note 4: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

Note 6: Worst case package.

Note 7: Maximum number of data inputs (n) switching. (n-1) input switching 0V to 3V. Input under test switching 3V to threshold (V<sub>ILD</sub>).

#### **AC Electrical Characteristics**

Normal Operation

		v <sub>cc</sub>	$T_A$ = +25°C $C_L$ = 50 pF			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		Units
Symbol	Parameter	(V)						
		(Note 8)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub> ,	Propagation	5.0	2.5		9.0	2.5	9.8	ns
t <sub>PHL</sub>	Delay, D to Q		2.5		9.0	2.5	9.8	115
t <sub>PLH</sub> ,	Propagation	5.0	2.5		10.0	2.5	10.5	ns
t <sub>PHL</sub>	Delay, LE to Q		2.5		10.5	2.5	11.3	115
t <sub>PLZ</sub> ,	Disable Time	5.0	1.5		9.0	1.5	9.5	ns
t <sub>PHZ</sub>			1.5		9.5	1.5	10.0	115
t <sub>PZL</sub> ,	Enable Time	5.0	2.0		10.9	2.0	11.9	ns
t <sub>PZH</sub>			2.0		9.0	2.0	9.7	115
		•	•	•	•	•	•	

Note 8: Voltage Range 5.0 is 5.0V ± 0.5V.

## **AC Operating Requirements**

Symbol	Parameter	v <sub>cc</sub> (v)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$	$T_A = -40$ °C to +85°C $C_L = 50$ pF	Units
		(Note 9)	Guarantee	]	
t <sub>S</sub>	Setup Time, H or L	5.0	3.0	3.0	ns
	Data to LE	3.0	3.0	3.0	115
t <sub>H</sub>	Hold Time, H or L	5.0	1.5	1.5	ns
	LE to Data	3.0	1.5	1.5	115
t <sub>W</sub>	LE Pulse Width	5.0	5.0	5.0	ns

**Note 9:** Voltage Range 5.0 is 5.0V ± 0.5V.

#### **AC Electrical Characteristics**

Scan Test Operation

Cour rest		V <sub>CC</sub>		T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \text{ pF}$		C <sub>L</sub> =	50 pF	Units
		(Note 10)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub> ,	Propagation Delay	5.0	3.5		13.2	3.5	14.5	
t <sub>PHL</sub>	TCK to TDO		3.5		13.2	3.5	14.5	ns
t <sub>PLZ</sub> ,	Disable Time	5.0	2.5		11.5	2.5	11.9	
t <sub>PHZ</sub>	TCK to TDO		2.5		11.5	2.5	11.9	ns
t <sub>PZL</sub> ,	Enable Time	5.0	3.0		14.5	3.0	15.8	
t <sub>PZH</sub>	TCK to TDO		3.0		14.5	3.0	15.8	ns
t <sub>PLH</sub> ,	Propagation Delay		5.0		18.0	5.0	19.8	
t <sub>PHL</sub>	TCK to Data Out	5.0	5.0		18.0	5.0	19.8	ns
	during Update-DR State							
t <sub>PLH</sub> ,	Propagation Delay		5.0		18.6	5.0	20.2	
t <sub>PHL</sub>	TCK to Data Out	5.0	5.0		18.6	5.0	20.2	ns
	during Update-IR State							
t <sub>PLH</sub> ,	Propagation Delay		5.5		19.9	5.5	21.5	
t <sub>PHL</sub>	TCK to Data Out	5.0						ns
	during Test Logic	5.0	5.5		19.9	5.5	21.5	
	Reset State							
t <sub>PLZ</sub> ,	Propagation Delay		4.0		16.4	4.0	18.2	
$t_{PHZ}$	TCK to Data Out	5.0	4.0		16.4	4.0	18.2	ns
	during Update-DR State							
t <sub>PLZ</sub> ,	Propagation Delay		5.0		19.5	5.0	20.8	
t <sub>PHZ</sub>	TCK to Data Out	5.0	5.0		19.5	5.0	20.8	ns
	during Update-IR State							
t <sub>PLZ</sub> ,	Propagation Delay		5.0		19.9	5.0	21.5	
$t_{PHZ}$	TCK to Data Out	5.0						ns
	during Test Logic		5.0		19.9	5.0	21.5	
	Reset State							
t <sub>PZL</sub> ,	Propagation Delay		5.0		18.9	5.0	20.9	
$t_{PZH}$	TCK to Data Out	5.0	5.0		18.9	5.0	20.9	ns
	during Update-DR State							
t <sub>PZL</sub> ,	Propagation Delay		6.5		22.4	6.5	24.2	
$t_{PZH}$	TCK to Data Out	5.0	6.5		22.4	6.5	24.2	ns
	during Update-IR State							
t <sub>PZL</sub> ,	Propagation Delay		7.0		23.8	7.0	25.7	
$t_{PZH}$	TCK to Data Out	5.0						ns
	during Test Logic		7.0		23.8	7.0	25.7	
	Reset State							

Note 10: Voltage Range 5.0 is 5.0V ± 0.5V.

Note: All propagation delays involving TCK are measured from the falling edge of TCK.

# AC Operating Requirements Scan Test Operation

		v <sub>cc</sub>	$T_A = +25^{\circ}C$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	Parameter	(V)	$C_L = 50 \text{ pF}$	C <sub>L</sub> = 50 pF	Units
		(Note 11)	Guaranteed Minimum		Ì
t <sub>S</sub>	Setup Time,	5.0	3.0	3.0	ns
	Data to TCK (Note 12)	5.0	3.0	3.0	115
t <sub>H</sub>	Hold Time,	5.0	4.5	4.5	ns
	TCK to Data (Note 12)	5.0	4.5	4.5	115
t <sub>S</sub>	Setup Time, H or L	5.0	3.0	3.0	ns
	AOE <sub>1</sub> , BOE <sub>1</sub> to TCK (Note 13)	5.0	3.0	3.0	115
t <sub>H</sub>	Hold Time, H or L	5.0	4.5	4.5	no
	TCK to $\overline{AOE}_1$ , $\overline{BOE}_1$ (Note 13)	5.0	4.5	4.5	ns
t <sub>S</sub>	Setup Time, H or L				
	Internal AOE, BOE,	5.0	3.0	3.0	ns
	to TCK (Note 14)				
t <sub>H</sub>	Hold Time, H or L				
	TCK to Internal	5.0	3.0	3.0	ns
	AOE, BOE (Note 14)				
t <sub>S</sub>	Setup Time	5.0	2.2	0.0	
	ALE, BLE (Note 15) to TCK	5.0	3.0	3.0	ns
t <sub>H</sub>	Hold Time	5.0	3.5	3.5	
	TCK to ALE, BLE (Note 15)	5.0	3.5	3.5	ns
t <sub>S</sub>	Setup Time, H or L	5.0	0.0	8.0	
	TMS to TCK	5.0	8.0	8.0	ns
t <sub>H</sub>	Hold Time, H or L	5.0	2.0	2.0	
	TCK to TMS	5.0	2.0	2.0	ns
ts	Setup Time, H or L	5.0	4.0	4.0	ns
	TDI to TCK	5.0	4.0	4.0	115
t <sub>H</sub>	Hold Time, H or L	5.0	4.5	4.5	no
	TCK to TDI	5.0	4.5	4.5	ns
t <sub>W</sub>	Pulse Width TCK	5.0			
	н		15.0	15.0	ns
	L		5.0	5.0	
f <sub>MAX</sub>	Maximum TCK	5.0	25	25	MHz
	Clock Frequency	5.0	25	25	IVIMZ
T <sub>pu</sub>	Wait Time, Power Up to TCK	5.0	100	100	ns
T <sub>dn</sub>	Power Down Delay	0.0	100	100	ms

Note 11: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .

Note 12: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35.

Note 13: Timing pertains to BSR 38 and 41 only.

Note 14: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.

Note 15: Timing pertains to BSR 37 and 40 only.

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

#### **Extended AC Electrical Characteristics**

Symbol	Parameter		$T_A = 25^{\circ}\text{C}$ $V_{CC} = 5.0\text{V}$ $C_L = 50 \text{ pF}$ 18 Outputs Switching (Note 16)			$T_{A} = -40$ °C to +85 °C $V_{CC} = 5.0V \pm 0.5V$ $C_{L} = 250 \text{ pF}$ (Note 17)		
		Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay	3.0		12.0	4.0	13.5	ns	
t <sub>PHL</sub>	Latch Enable to Output	3.0		12.8	4.0	16.0	115	
t <sub>PLH</sub>	Propagation Delay	3.0		11.5	4.0	13.0	ns	
$t_{PHL}$	Data to Output	3.0		11.5	4.0 14.5		113	
t <sub>PZH</sub>	Output Enable Time	2.5		10.5	(Note 18)		ns	
$t_{PZL}$		2.5		12.5				
t <sub>PHZ</sub>	Output Disable Time	2.0		10.5	(Note 19)		ns	
$t_{PLZ}$		2.0		10.5				
toshl	Pin to Pin Skew		0.5	1.0		1.0	ns	
(Note 20)	HL Data to Output		0.5 1.0		1.0		115	
t <sub>OSLH</sub>	Pin to Pin Skew		0.5	1.0		4.0	ns	
(Note 20)	LH Data to Output		0.5	1.0	1.0		115	

Note 16: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 17: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.


Note 18: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 19: The Output Disable Time is dominated by the RC network  $(500\Omega, 250 \text{ pF})$  on the output and has been excluded from the datasheet.

Note 20: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t<sub>OSHL</sub>), LOW-to-HIGH (t<sub>OSLH</sub>), or any combination switching LOW-to-HIGH.

### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Pin Capacitance	4.0	pF	V <sub>CC</sub> = 5.0V
C <sub>OUT</sub>	Output Pin Capacitance	13.0	pF	V <sub>CC</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation Capacitance	34.0	pF	V <sub>CC</sub> = 5.0V



Fairchild does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com