N

NDS9956A


Dual N-Channel Enhancement Mode Field Effect Transistor


General Description

These N-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as DC/DC conversion and DC motor control where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 3.7A, 30V. $R_{DS(ON)} = 0.08\Omega$ @ $V_{GS} = 10V$
- High density cell design for extremely low R_{DS(ON)}.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.





Absolute Maximum Ratings

T_A= 25°C unless otherwise noted

Symbol	Parameter		NDS9956A	Units
V _{DSS}	Drain-Source Voltage		30	V
V_{GSS}	Gate-Source Voltage		±20	V
I _D	Drain Current - Continuous	(Note 1a)	± 3.7	A
	- Pulsed		± 15	
P _D	Power Dissipation for Dual Operation		2	W
	Power Dissipation for Single Operation	(Note 1a)	1.6	
		(Note 1b)	1	
		(Note 1c)	0.9	
T_J , T_{STG}	Operating and Storage Temperature Range		-55 to 150	°C
THERMA	L CHARACTERISTICS			·
R _{øJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	RACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		30			V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$				2	μA
			$T_J = 55^{\circ}C$			25	μA
I _{GSSF}	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$	•			100	nA
I _{GSSR}	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
ON CHAR	ACTERISTICS (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		1	1.7	2.8	V
			T _J = 125°C	0.7	1.2	2.2	
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 2.2 \text{ A}$	·		0.06	0.08	Ω
			T _J = 125°C		0.08	0.13	
		$V_{GS} = 4.5 \text{ V}, I_{D} = 1.0 \text{ A}$	<u>.</u>		0.08	0.11	
			T _J = 125°C		0.11	0.18	
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$		15			Α
		$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}$		3.5			
g _{FS}	Forward Transconductance	$V_{DS} = 15 \text{ V}, I_{D} = 3.7 \text{ A}$			6		S
DYNAMIC	CHARACTERISTICS						
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			320		pF
C _{oss}	Output Capacitance				225		pF
C _{rss}	Reverse Transfer Capacitance				85		pF
SWITCHI	NG CHARACTERISTICS (Note 2)						
t _{D(on)}	Turn - On Delay Time	$V_{DD} = 10 \text{ V}, \ I_{D} = 1 \text{ A},$ $V_{GEN} = 10 \text{ V}, \ R_{GEN} = 6 \Omega$			10	20	ns
t,	Turn - On Rise Time				13	20	ns
t _{D(off)}	Turn - Off Delay Time				21	50	ns
t,	Turn - Off Fall Time				5	50	ns
Q_g	Total Gate Charge	V _{DS} = 10 V,			9.5	27	nC
Q_{gs}	Gate-Source Charge	$I_D = 3.7 \text{ A}, V_{GS} = 10 \text{ V}$			1.5		nC
Q_{gd}	Gate-Drain Charge				3.3		nC

Electrical Characteristics (T _A = 25°C unless otherwise noted)									
Symbol	Parameter Conditions		Min	Тур	Max	Units			
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS									
I _s	Maximum Continuous Drain-Source Diode Forward Current				1.2	Α			
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.25 A (Note 2)		0.8	1.3	V			
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_F = 1.25 \text{ A}, dI_F/dt = 100 \text{ A/µs}$			100	ns			


Notes:


1. R_{gas} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{gsc} is guaranteed by design while R_{scs} is determined by the user's board design.


$$P_{D}(t) = \frac{T_{J} - T_{A}}{R_{\theta,JA}(t)} = \frac{T_{J} - T_{A}}{R_{\theta,JC} + R_{\theta,CA}(t)} = I_{D}^{2}(t) \times R_{DS(ON)} \mathbf{\hat{g}}_{TJ}$$

Typical $R_{\mu \lambda}$ for single device operation using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 78°C/W when mounted on a 0.5 in² pad of 2oz cpper.
- b. 125°C/W when mounted on a 0.02 in² pad of 2oz cpper.
- c. 135°C/W when mounted on a 0.003 in² pad of 2oz cpper.







Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Transconductance Variation with Drain Current and Temperature.

Typical Thermal Characteristics




Figure 12. SO-8 Dual Package Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 13. Maximum Steady- State Drain Current versus Copper Mounting Pad Area.




Figure 14. Maximum Safe Operating Area.




Figure 15. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.