

April 2000 Revised June 2003

NC7WZ08

TinyLogic® UHS Dual 2-Input AND Gate

General Description

The NC7WZ08 is a dual 2-Input AND Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V_{CC} operating range. The device is specified to operate over the 1.65V to 5.5V V_{CC} range. The inputs and output are high impedance when $V_{\mbox{\footnotesize{CC}}}$ is 0V. Inputs tolerate voltages up to 7V independent of V_{CC} operating voltage.


Features

- Space saving US8 surface mount package
- MicroPak™ leadless package
- Ultra High Speed; t_{PD} 2.5 ns Typ into 50 pF at 5V V_{CC}
- High Output Drive; ±24 mA at 3V V_{CC}
- Broad V_{CC} Operating Range; 1.65V to 5.5V
- Matches the performance of LCX when operated at $3.3V V_{CC}$
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

Ordering Code:

| Product | | | Product | | | |
|---------|------------|---------|----------|---|---------------------------|--|
| | Order | Package | Code | Package Description | Supplied As | |
| | Number | Number | Top Mark | | | |
| ľ | NC7WZ08K8X | MAB08A | WZ08 | 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide | 3k Units on Tape and Reel | |
| ľ | NC7WZ08L8X | MAC08A | N4 | 8-Lead MicroPak, 1.6 mm Wide | 5k Units on Tape and Reel | |

Logic Symbol



Pin Descriptions

| Pin Names | Description |
|---------------------------------|-------------|
| A _n , B _n | Inputs |
| Yn | Output |

Function Table

| 1 - AD | | | | | | | | | |
|--------|-----|--------|--|--|--|--|--|--|--|
| Inp | uts | Output | | | | | | | |
| Α | В | Y | | | | | | | |
| L | L | L | | | | | | | |
| L | Н | L | | | | | | | |
| Н | L | L | | | | | | | |
| Н | Н | Н | | | | | | | |


 $Y = \Delta R$

H = HIGH Logic Level

L = LOW Logic Level

TinyLogic®is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagrams



Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



(Top Thru View)

Absolute Maximum Ratings(Note 1)

@V_{IN} < -0.5V -50 mA

DC V_{CC}/GND Current (I_{CC}/I_{GND}) ± 100 mA Storage Temperature (T_{STG}) -65° C to $+150^{\circ}$ C Junction Temperature under Bias (T_J) 150° C

Junction Lead Temperature (T_L)

(Soldering, 10 seconds) $$260^{\circ}\text{C}$$ Power Dissipation (PD) @ +85°C 250~mW

Recommended Operating Conditions (Note 2)

 $V_{CC} = 1.8V \pm 0.15V, 2.5V \pm 0.2V$ 0 ns/V to 20 ns/V $V_{CC} = 3.3V \pm 0.3V$ 0 ns/V to 10 ns/V

 $V_{CC} = 5.0 V \pm 0.5 V$ 0 ns/V to 5 ns/V Thermal Resistance (θ_{JA}) 250°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| Symbol | Parameter | V _{CC} T _A = 25°C | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | Units | Conditions | | | |
|------------------|---------------------------|---------------------------------------|----------------------|---|----------------------|----------------------|--------------------------------|--------|--|----------------------------------|
| Syllibol | Farameter | (V) | Min | Тур | Max | Min | Max | UIIILS | Conditions | |
| V _{IH} | HIGH Level Input Voltage | 1.65-1.95 | 0.75 V _{CC} | | | 0.75 V _{CC} | | V | | |
| | | 2.3-5.5 | 0.7 V _{CC} | | | 0.7 V _{CC} | | V | | |
| V _{IL} | LOW Level Input Voltage | 1.65-1.95 | | | 0.25 V _{CC} | | 0.25 V _{CC} | V | | |
| | | 2.3-5.5 | | | $0.3 V_{\rm CC}$ | | $0.3~\mathrm{V}_{\mathrm{CC}}$ | V | | |
| V _{OH} | HIGH Level Output Voltage | 1.65 | 1.55 | 1.65 | | 1.55 | | | | |
| | | 2.3 | 2.2 | 2.3 | | 2.2 | | V | V - V | $= V_{IH} I_{OH} = -100 \mu A$ |
| | | 3.0 | 2.9 | 3.0 | | 2.9 | | V | vIN = vIH | 10H = -100 μΑ |
| | | 4.5 | 4.4 | 4.5 | | 4.4 | | | | |
| | | 1.65 | 1.29 | 1.52 | | 1.29 | | | | $I_{OH} = -4 \text{ mA}$ |
| | | 2.3 | 1.9 | 2.15 | | 1.9 | | | | $I_{OH} = -8 \text{ mA}$ |
| | | 3.0 | 2.5 | 2.80 | | 2.4 | | V | | $I_{OH} = -16 \text{ mA}$ |
| | | 3.0 | 2.4 | 2.68 | | 2.3 | | | | $I_{OH} = -24 \text{ mA}$ |
| | | 4.5 | 3.9 | 4.20 | | 3.8 | | | | $I_{OH} = -32 \text{ mA}$ |
| V _{OL} | LOW Level Output Voltage | 1.65 | | 0.0 | 0.1 | | 0.1 | | | |
| | | 2.3 | | 0.0 | 0.1 | | 0.1 | V | V – V. | L. = 100 μΛ |
| | | 3.0 | | 0.0 | 0.1 | | 0.1 | v | $V_{IN} = V_{IL}$ $I_{OL} = 100 \mu A$ | 100 μΑ |
| | | 4.5 | | 0.0 | 0.1 | | 0.1 | | | |
| | | 1.65 | | 0.08 | 0.24 | | 0.24 | | | I _{OL} = 4 mA |
| | | 2.3 | | 0.10 | 0.3 | | 0.3 | | | $I_{OL} = 8 \text{ mA}$ |
| | | 3.0 | | 0.15 | 0.4 | | 0.4 | V | | $I_{OL} = 16 \text{ mA}$ |
| | | 3.0 | | 0.22 | 0.55 | | 0.55 | | | $I_{OL} = 24 \text{ mA}$ |
| | | 4.5 | | 0.22 | 0.55 | | 0.55 | | | $I_{OL} = 32 \text{ mA}$ |
| I _{IN} | Input Leakage Current | 0-5.5 | | | ±0.1 | | ±1 | μΑ | $V_{IN} = 5.5V$ | /, GND |
| I _{OFF} | Power Off Leakage Current | 0.0 | | | 1 | | 10 | μΑ | V _{IN} or V _{OI} | _{JT} = 5.5V |
| I _{CC} | Quiescent Supply Current | 1.65-5.5 | | | 1 | | 10 | μΑ | $V_{IN} = 5.5V$ | , GND |


AC Electrical Characteristics

| Symbol | Parameter | v _{cc} | | $T_A = +25^{\circ}C$ | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | Units | Conditions | Figure |
|--------------------|-------------------------------|-----------------|-----|----------------------|------|---|------|--------|------------------------|--------------|
| Cymbol | ranameter | (V) | Min | Тур | Max | Min | Max | Oillio | | Number |
| t _{PLH} , | Propagation Delay | 1.8 ± 0.15 | 2.0 | 5.7 | 10.5 | 2.0 | 11.0 | | | |
| t _{PHL} | PHL | | 1.0 | 3.5 | 5.8 | 1.0 | 6.2 | ns | $C_L = 15 \text{ pF},$ | Figures 1, 3 |
| | | | 8.0 | 2.6 | 3.9 | 0.8 | 4.3 | 115 | $R_L = 1 M\Omega$ | |
| | | 5.0 ± 0.5 | 0.5 | 1.9 | 3.1 | 0.5 | 3.3 | | | |
| t _{PLH} , | Propagation Delay | 3.3 ± 0.3 | 1.2 | 3.2 | 4.8 | 1.2 | 5.2 | ns | $C_L = 50 \text{ pF},$ | Figures |
| t _{PHL} | HL | | 8.0 | 2.5 | 3.7 | 0.8 | 4.0 | 113 | $R_L = 500\Omega$ | 1, 3 |
| C _{IN} | Input Capacitance | 0 | | 2.5 | | | | pF | | |
| C _{PD} | Power Dissipation Capacitance | 3.3 | | 14.5 | | | | pF | (Note 3) | Figure 2 |
| | | 5.0 | | 19.5 | | | | Pi | (14016-3) | i igule 2 |

Note 3: CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:

I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC} static)


AC Loading and Waveforms



C_L includes load and stray capacitance

Input PRR = 1.0 MHz, $t_{\rm W}$ = 500 ns

FIGURE 1. AC Test Circuit



Input = Ac Waveform; $t_r = t_f = 1.8 \text{ ns}$;

 $PRR = 10 \; MHz; \; Duty \; Cycle = 50\%$

FIGURE 2. I_{CCD} Test Circuit





FIGURE 3. AC Waveforms

Tape and Reel Specification

TAPE FORMAT for US8

| TALE LONGIA TO 000 | | | | | | | | | |
|--------------------|--------------------|-----------|--------|----------------------|--|--|--|--|--|
| Package | Таре | Number | Cavity | Cover Tape Status | | | | | |
| Designator | Section | Cavities | Status | | | | | | |
| | Leader (Start End) | 125 (typ) | Empty | Sealed | | | | | |
| K8X | Carrier | 3000 | Filled | Sealed | | | | | |
| | Trailer (Hub End) | 75 (typ) | Empty | Sealed | | | | | |


TAPE DIMENSIONS inches (millimeters)




TAPE FORMAT for MicroPak

| Package | Таре | Number | Cavity | Cover Tape Status | |
|------------|--------------------|-----------|--------|----------------------|--|
| Designator | Section | Cavities | Status | | |
| | Leader (Start End) | 125 (typ) | Empty | Sealed | |
| L8X | Carrier | 3000 | Filled | Sealed | |
| | Trailer (Hub End) | 75 (typ) | Empty | Sealed | |

TAPE DIMENSIONS inches (millimeters)





Tape and Reel Specification (Continued) REEL DIMENSIONS inches (millimeters)




| Tape Size | Α | В | С | D | N | W1 | W2 | W3 |
|--------------|---------|--------|---------|---------|---------|----------------------|---------|-------------------|
| 8 mm | 7.0 | 0.059 | 0.512 | 0.795 | 2.165 | 0.331 + 0.059/-0.000 | 0.567 | W1 + 0.078/-0.039 |
| 0 111111 | (177.8) | (1.50) | (13.00) | (20.20) | (55.00) | (8.40 + 1.50/-0.00) | (14.40) | (W1 + 2.00/-1.00) |


Physical Dimensions inches (millimeters) unless otherwise noted






LAND PATTERN RECOMMENDATION







NOTES:


- CONFORMS TO JEDEC REGISTRATION MO-187
 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. PACKAGE REGISTRATION WITH JEDEC IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y.14M-1994

MAC08AREVB

8-Lead MicroPak, 1.6 mm Wide Package Number MAC08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com