bus transceivers/tr The 74ALVC16283 technology to achie ing low CMOS pov	88 is fabricated with a eve high speed opera ver dissipation.	an advanced CMOS	<ul> <li>Latchup conform</li> <li>ESD performand Human body Machine moor</li> <li>Note 1: To ensure the down, OE should be tild</li> </ul>	model > 2000V
Ordering C	OUE.			
Ordering C	Package Number		Package [	Descriptions
Ordering Code 74ALVC162838T	Package Number MTD48		Small Outline Packa	•
Ordering Code 74ALVC162838T Devices also available i Logic Sym	Package Number MTD48 n Tape and Reel. Specify b DOI	48-Lead Thin Shrink and a support of the support of	Small Outline Packa	ge (TSSOP), JEDEC MO-153, 6.1mm
Ordering Code 4ALVC162838T Devices also available i Logic Syml	Package Number MTD48 n Tape and Reel. Specify b	48-Lead Thin Shrink 48-Lead Thin Shrink 49 appending suffix letter "X"	Small Outline Packa to the ordering code. Pin Descri	ge (TSSOP), JEDEC MO-153, 6.1mm ptions Description
Ordering Code '4ALVC162838T Devices also available i Logic Syml	Package Number MTD48 n Tape and Reel. Specify b DOI	48-Lead Thin Shrink and a support of the support of	Small Outline Packa to the ordering code. Pin Descrip Pin Names OE	ge (TSSOP), JEDEC MO-153, 6.1mm
Ordering Code 74ALVC162838T Devices also available i Logic Syml	Package Number           MTD48           n Tape and Reel. Specify b           DOI           I </td <td>48-Lead Thin Shrink ay appending suffix letter "X"</td> <td>Small Outline Packa to the ordering code. Pin Descrip Pin Names OE I<sub>0</sub>-I<sub>15</sub></td> <td>ge (TSSOP), JEDEC MO-153, 6.1mm ptions Description Output Enable Input (Active LOW)</td>	48-Lead Thin Shrink ay appending suffix letter "X"	Small Outline Packa to the ordering code. Pin Descrip Pin Names OE I <sub>0</sub> -I <sub>15</sub>	ge (TSSOP), JEDEC MO-153, 6.1mm ptions Description Output Enable Input (Active LOW)
Ordering Code 74ALVC162838T Devices also available i Logic Syml	Package Number MTD48 n Tape and Reel. Specify b DOI	48-Lead Thin Shrink ay appending suffix letter "X"	Small Outline Packa to the ordering code. Pin Descrip Pin Names OE	ge (TSSOP), JEDEC MO-153, 6.1mm ptions Description Output Enable Input (Active LOW) Inputs

74ALVC162838 Low Voltage 16-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 $\Omega$  Series Resistors in the Outputs

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The ALVC162838 contains sixteen non-inverting selectable buffered or registered paths. The device can be configured to operate in a registered, or flow through buffer mode by utilizing the register enable (REGE) and Clock (CLK) signals. The device operates in a 16-bit word wide mode. All outputs can be placed into 3-State through the use of the OE pin. These devices are ideally suited for buffered or

#### **Features**

■ Compatible with PC100 and PC133 DIMM module specifications

November 2001

Revised November 2001

- 1.65V–3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- **2**6Ω series resistors in the outputs
- t<sub>PD</sub> (CLK to O<sub>n</sub>)

© 2001 Fairchild Semiconductor Corporation DS500711

# 74ALVC162838

Connection	Diagram	
Соппесtion	Diagram 1 2 3 4 5 6 7 8 9 10	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
0 <sub>6</sub>	11	38 — I <sub>6</sub> 37 — I <sub>7</sub>
0 <sub>7</sub>	13	$36 - 1_8$ $35 - 1_9$
су сид — о <sub>10</sub> —	15 16	34 — GND 33 — I <sub>10</sub>
v <sub>cc</sub> –	17 18	$32 - I_{11}$ $31 - V_{CC}$
0 <sub>12</sub> — 0 <sub>13</sub> —	19 20	30 — I <sub>12</sub> 29 — I <sub>13</sub>
GND	21 22	28 — GND 27 — I <sub>14</sub>
0 <sub>15</sub> — NC —	23 24	26 — I <sub>15</sub> 25 — REGE

#### **Truth Table**

	Inpu	its		Outputs
CLK	REGE	I <sub>n</sub>	OE	0 <sub>n</sub>
$\uparrow$	Н	Н	L	Н
$\uparrow$	н	L	L	L
х	L	н	L	н
Х	L	L	L	L
х	Х	х	н	Z


H = Logic HIGH L = Logic LOW X = Don't Care, but not floating

Z = High Impedance  $\uparrow = LOW-to-HIGH Clock Transition$ 

#### **Functional Description**

The 74ALVC162838 consists of sixteen selectable noninverting buffers or registers with word wide modes. Mode functionality is selected through operation of the CLK and REGE pin as shown by the truth table. When REGE is held at a logic HIGH the device operates as a 16-bit register. Data is transferred from  $I_n$  to  $O_n$  on the rising edge of the CLK input. When the REGE pin is held at a logic LOW the device operates in a flow through mode and data propagates directly from the I to the O outputs. All outputs can be 3-stated by holding the  $\overline{OE}$  pin at a logic HIGH.





#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
DC Input Voltage (V <sub>I</sub> )	-0.5V to 4.6V
Output Voltage (V <sub>O</sub> ) (Note 3)	-0.5V to V <sub>CC</sub> +0.5V
DC Input Diode Current (IIK)	
V <sub>1</sub> < 0V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} < 0V$	–50 mA
DC Output Source/Sink Current	
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA
DC V <sub>CC</sub> or GND Current per	
Supply Pin (I <sub>CC</sub> or GND)	±100 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$

## Recommended Operating Conditions (Note 4) Power Supply 0 perating 1.65V to 3.6V Input Voltage 0V to $V_{CC}$ 0 utput Voltage ( $V_O$ ) 0V to $V_{CC}$ Output Voltage ( $V_O$ ) 0V to $V_{CC}$ 0 to V to $V_{CC}$ Free Air Operating Temperature ( $T_A$ ) $-40^\circ$ C to $+85^\circ$ C Minimum Input Edge Rate ( $\Delta t/\Delta V$ ) $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.


Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
VIH	HIGH Level Input Voltage	-	1.65 - 1.95	0.65 x V <sub>CC</sub>		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 1.95		0.35 x V <sub>CC</sub>	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.65	1.2		
		$I_{OH} = -4 \text{ mA}$	2.3	1.9		
		I <sub>OH</sub> = -6 mA	2.3	1.7		V
			3.0	2.4		
		I <sub>OH</sub> = -8 mA	2.7	2		
		I <sub>OH</sub> = -12 mA	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2	
		I <sub>OL</sub> = 2 mA	1.65		0.45	
		$I_{OL} = 4 \text{ mA}$	2.3		0.4	
		I <sub>OL</sub> = 6 mA	2.3		0.55	V
			3.0		0.55	
		I <sub>OL</sub> = 8 mA	2.7		0.6	
		I <sub>OL</sub> = 12 mA	3.0		0.8	
l <sub>l</sub>	Input Leakage Current	$0 \le V_l \le 3.6V$	1.65 - 3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$ , $V_I = V_{IH}$ or $V_{IL}$	1.65 - 3.6		±10	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	mA
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
∆l <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA

### **DC Electrical Characteristics**

		$\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C} \text{ to } +\textbf{85}^{\circ}\textbf{C}, \ \textbf{R}_{L}=\textbf{500}\Omega$								
Symbol	Parameter		C <sub>L</sub> =	50 pF			<b>C</b> <sub>L</sub> =	_ = 30 pF		
		$V_{CC}=3.3V\pm0.3V$		$V_{CC} = 2.7V$		$V_{CC}=\textbf{2.5}\pm\textbf{0.2V}$		V <sub>CC</sub> = 1.8	$BV \pm 0.15V$	Units
		Min	Мах	Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		200		100		MH
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus-to-Bus (REGE = 0)	1.3	4.0	1.5	5.4	1.0	4.9	1.5	9.8	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Clock to Bus (REGE = 1)	1.3	4.4	1.5	5.9	1.0	5.4	1.5	9.8	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay REGE to Bus	1.3	4.4	1.5	5.9	1.0	5.4	1.5	9.8	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.5	1.5	6.2	1.0	5.7	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.6	1.5	5.1	1.0	4.6	1.5	8.3	ns
t <sub>S</sub>	Setup Time	1.0		1.0		1.0		2.5		ns
t <sub>H</sub>	Hold Time	0.7		0.7		0.7		1.0		ns
t <sub>W</sub>	Pulse Width	1.5		1.5		1.5		4.0		ns
				$V_I = 0V \text{ or } V$	V <sub>CC</sub>			3.3	6	pF
CIN	Input Capacitance							3.3	7	pF
C <sub>IN</sub> C <sub>OUT</sub>	Input Capacitance Output Capacitance			$V_I = 0V \text{ or } V$					,	P
C <sub>IN</sub> C <sub>OUT</sub> C <sub>PD</sub>		Outputs	Enabled	V <sub>I</sub> = 0V or V f = 10 MHz				3.3 2.5	20 20	pF



74ALVC162838

