## TMC1203

## Triple Video A／D Converter

## 8－Bit，50Msps

## Features

－8－bit resolution
－ 50 Msps conversion rate
－Low power：100mW per channel＠ 20 Msps
－Integral track／hold
－Independent clock inputs
－Integral and differential linearity error 0．5 LSB
－Differential phase 0.7 degree
－Differential gain $1.8 \%$
－Single +5 V power supply
－Three－state TTL／CMOS－compatible outputs
－Low cost

## Description

Incorporated into the TMC1203 are three analog－to－digital （A／D）converters，each with independent clocks and refer－ ence voltages．Analog signals are converted to Triple 8－bit digital words at sample rates up to 50 Msps （Megasamples per second）per channel．

Integral Track／Hold circuits deliver excellent performance on signals with full－scale spectral components up to 12 MHz ．Innovative two－step architecture conversion

## Applications

－Video digitizing（composite and Y－C）
－VGA and CCD digitizing
－LCD projection panels
－Image scanners
－Personal computer video boards
－Multimedia systems
－Low cost，high speed data conversion
－Digital communications

## Block Diagram


architecture and submicron CMOS technology reduce typi－ cal power dissipation to 100 mW per converter．

Power is derived from a single +5 Volt power supply．Out－ puts are three－state outputs and TTL／CMOS－compatible．

TMC1203 package is a 80－lead Metric Quad Flat Pack
（MQFP）．Performance specifications are guaranteed from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ．

## Circuit Function

Within the TMC1203 are three 8-bit A/D converters, each employing two-step architecture to convert an analog input to a digital output at rates up to 50 Msps . Input signals are held in integral track/hold stages during the conversion process. Operation is pipelined, with one input sample taken and one output word provided for each CLKX cycle.

Each of the three converters function identically. In the following descriptions ' X ' refers to a generic input/output or clock where ' X ' is equivalent to $\mathrm{A}, \mathrm{B}$ or C .

The first step in the conversion process is a coarse 4-bit quantization. This determines the range of the subsequent fine 4-bit quantization step. To eliminate spurious codes, the fine 4-bit A/D quantizer output is gray-coded and converted to binary before it is combined with the coarse result to form a complete 8 -bit result.

## Analog Input and Voltage References

Each $A / D$ accepts analog signals in the range $R_{B X}$ to $R_{T X}$ into digital data. Input signals outside this range produce "saturated" 00h or FFh output codes. The device will not be damaged by signals within the range AGND to VDDA.

Input range is very flexible and extends from the +5 Volt power supply to ground. Nominal input range is 2 Volts, extending from 0.6 V to 2.6 V . Characterization and performance is specified over this range. However, the part will function with a full-scale range from 1.0 V to 5.0 V . A smaller input range may simplify analog signal conditioning circuitry, at the expense of additional noise sensitivity and some reduced differential linearity performance.

External voltage reference sources are connected to the RTX and RBX pins. RBX can be grounded. Within each A/D converter is a reference resistor ladder comprising 255 resistors that are accessed by the TMC1203 comparators. RTX is connected to the top of the ladder, RBX to the bottom. Gain and offset errors are directly related to the accuracy and stability of the applied reference voltages.

Because a two-step conversion process is employed, it is important that the references remain stable during the ENTIRE conversion process (two clock cycles). The reference voltage can then be changed, but any conversion in progress during a reference change is invalid.

## Digital Inputs and Outputs

Sampling of the applied input signal occurs on the "falling" edge of the CLKX signal (Figure 1). Output data is delayed by $21 / 2$ CLKX cycles and is valid following the "rising" edge of CLKX. Previous output data remains valid for tHO (Output Hold Time), satisfying any hold time requirement of the receiving circuit. New data becomes valid tD (Output Delay Time) after this rising edge of CLKX.

Whenever the analog input signal is sampled and found to be at a level beyond the $\mathrm{A} / \mathrm{D}$ conversion range, the output limits at 00 h or FFh , as appropriate.

Table 1. A/D Output Coding

| Input Voltage | Output |
| :---: | :---: |
| RTX + 1 LSB | FF |
| RTX | FF |
| RTX - 1 LSB | FE |
| $\cdots$ | $\cdots$ |
| RBX $^{\text {+ 128 LSB }}$ | 80 |
| RBX + 127 LSB | $7 F$ |
| $\cdots$ | $\cdots$ |
| $R_{B X}+1$ LSB | 01 |
| RBX | 00 |
| RBX -1 LSB | 00 |

Note: 1 LSB $=\left(R_{T X}-R_{B X}\right) / 255$
The outputs of the TMC1203 are CMOS- and
TTL-compatible, and are capable of driving four low-power Schottky TTL loads. An Output Enable control, $\overline{\mathrm{OE}} \mathrm{X}$, places the A/D outputs in a high-impedance state when HIGH. The outputs are enabled when $\overline{\mathrm{OE}} \mathrm{X}$ is LOW.

## Power and Ground

The TMC1203 operates from a single +5 Volt power supply. For optimum performance, it is recommended that AGND and DGND pins of the TMC1203 be connected to the system analog ground plane.

## Pin Assignments



## Pin Descriptions

| Pin Name | Pin Number | Value | Pin Function Description |
| :---: | :---: | :---: | :---: |
| A/D Converters |  |  |  |
| VINA, VINB, Vinc | 12, 55, 48 | RTX to RBX | Analog Inputs. The input voltage conversion range lies between the voltage applied to the RTX and RBX pins. RTX, RBX. |
| Rta, Rtb, Rtc | 14, 53, 50 | 2.6V | Reference Voltage, Top Inputs. DC voltages applied to RTA, RTB and RTC define highest value of VINX. |
| Rba, Rbb, Rbc | 15, 52, 51 | 0.6V | Reference Voltage, Bottom Inputs. DC voltages applied to RBA, RBB and RBC define highest value of VINX. |
| $\text { CLKA }_{A}, \text { CLK }_{B},$ CLKC | 9, 58, 45 | CMOS | Convert (Clock) Inputs. A/D converter clock inputs. CMOScompatible. VINX is sampled on the falling edge of CLKX. Clock inputs are separate for the three converters. |
| DA7-0 | $\begin{gathered} \hline 4,3,2,80,79, \\ 78,77,76 \end{gathered}$ | $\begin{gathered} \hline \text { CMOS/ } \\ \text { TTL } \end{gathered}$ | Data outputs, Converter A (D7 = MSB). Eight-bit CMOS- and TTL-compatible digital outputs. Valid data is output on the rising edge of CLKX. |
| DB7-0 | $\begin{aligned} & \hline 63,64,65,66, \\ & 67686970 \end{aligned}$ | CMOS/ TTL | Data outputs, Converter B (D7 = MSB). Eight-bit CMOS- and TTL-compatible digital outputs. Valid data is output on the rising edge of CLKX. |
| DC7-0 | $\begin{aligned} & 41,40,39,38, \\ & 37,36,35,34 \end{aligned}$ | $\begin{gathered} \text { CMOS/ } \\ \text { TTL } \end{gathered}$ | Data outputs, Converter C (D7 = MSB). Eight-bit CMOS- and TTL-compatible digital outputs. Valid data is output on the rising edge of CLKX. |
| $\overline{\mathrm{OE}}_{\overline{\mathrm{A}}}, \overline{\mathrm{OE}}_{\overline{\mathrm{B}}}, \overline{\mathrm{OE}} \overline{\mathrm{C}}$ | 5, 62, 42 | CMOS | Output Enable Inputs. CMOS-compatible. When LOW, the A/D output is enabled. When HIGH, the output is in a high-impedance state. Output Enables are separate for the three converters. |
| Power |  |  |  |
| VDDA | 11, 47, 56 | $+5 \mathrm{~V}$ | Analog Supply Voltage. +5 Volt power inputs. These should come from the same power source and be decoupled to AGND. |
| VDD | $\begin{gathered} 6,7,27,28,29, \\ 30,43,44,60, \\ 61 \end{gathered}$ | +5V | Digital Supply Voltage. +5 Volt power inputs. These should come from the same power source and be decoupled to AGND. |
| AGND | 13, 49, 54 | 0.0V | Analog Ground. Ground connections. These pins should be connected to the system analog ground plane. |
| DGND | $\begin{gathered} \hline 16,17,18,19, \\ 20,21,22,25, \\ 26,32,33,71, \\ 72,74,75 \end{gathered}$ | 0.0V | Digital Ground. Ground connections. These pins should be connected to the system analog ground plane. |
| No Connect |  |  |  |
| N/C | $\begin{gathered} 1,8,10,23,24, \\ 31,46,57,59, \\ 73 \end{gathered}$ | open | Not Connected. |

## Specification Notes

## Bandwidth

Bandwidth specification of an A/D converter is somewhat different from the normal frequency-response specification used in amplifiers and filters. An understanding of the differences will help in selecting converters properly for particular applications.

A/D conversion comprises two distinct processes: sampling and quantizing. Sampling is grabbing a snapshot of the input signal and holding it steady for quantizing. The quantizing process is approximating the analog input to its nearest numerical value within the conversion range. While sampling is a high-frequency process, quantizing operates on a dc signal, held steady by the track/hold circuit. Therefore, the sampling process relates to the dynamic characteristics of an A/D converter.

Sampling involves an aperture time, the time needed for the track/hold circuit to capture the input signal and settle on a dc value to hold. It is analogous to the shutter speed of a camera: the shorter the A/D aperture (or faster the shutter) the less the signal (or picture) will be blurred, and the less uncertainty there will be in the quantized value. This is not to be confused with the camera lens opening (aperture), which is entirely different.

For example, a 10 MHz sinewave with a 1 V peak amplitude ( $2 \mathrm{Vp}-\mathrm{p}$ ) has a maximum slew rate of $2 \pi \mathrm{ff}$ at zero crossing, or $62.8 \mathrm{~V} / \mathrm{ms}$. With an 8 -bit A/D converter, $q$ (the quantiza-
tion step size $)=2 \mathrm{~V} / 255=7.8 \mathrm{mV}$. The input signal will slew one LSB in 124ps. To limit the error (and noise) contribution due to aperture effects to $1 / 2 \mathrm{LSB}$, the aperture must be shorter than 62ps.

This is the primary reason that the signal to noise ratio drops off as full scale frequency increases. Notice that the slew rate is directly proportional to signal amplitude, A. A/Ds will handle lower-amplitude signals of higher bandwidth, but other distortion effects will be worsened.

All this is of particular interest in applications such as digitizing analog VGA RGB signals, or the output of a CCD imaging chip. These data are effectively pre-sampled: there is a period of rapid slewing from one pixel value to another, followed by a relatively stable dc level before the signal slews to the next pixel value. The goal is, of course, to sample on these stable pixel values, not on the slewing between pixels. During the aperture time, the A/D sees essentially a dc signal, and bandwidth considerations are less important. As long as the input circuit can slew and settle to the new value in the prescribed period, an accurate conversion will be made.

The TMC1203 is capable of slewing a full 2 V and settling between samples taken as little as 25 ns apart, making it ideal for digitizing analog VGA and CCD outputs.


Figure 1. Timing

## Equivalent Circuits



Figure 2. Equivalent Digital Input Circuit


Figure 4. Equivalent Analog Input Circuit


Figure 3. Equivalent Digital Output Circuit


Figure 5. Threshold Levels for Three-State Measurements

## Absolute Maximum Ratings

(beyond which the device may be damaged) ${ }^{1}$

| Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltages |  |  |  |  |  |
| VDDA | Measured to AGND | -0.5 |  | +7.0 | V |
| VDDP | Measured to DGND | -0.5 |  | +7.0 | V |
| VDD | Measured to DGND | -0.5 |  | +7.0 | V |
| VDDA | Measured to VDD | -0.5 |  | +0.5 | V |
| VDDP | Measured to VDD | -0.5 |  | +0.5 | V |
| AGND | Measured to DGND | -0.5 |  | +0.5 | V |
| Digital Inputs |  |  |  |  |  |
| Applied Voltage | Measured to DGND ${ }^{2}$ | -0.5 |  | VDD +0.5 | V |
| Forced current ${ }^{3,4}$ |  | -10.0 |  | +10.0 | mA |

Absolute Maximum Ratings (continued)
(beyond which the device may be damaged) ${ }^{1}$

| Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Inputs |  |  |  |  |  |
| Applied Voltage <br> Forced current ${ }^{3,4}$ | Measured to AGND ${ }^{2}$ | $\begin{gathered} \hline-0.5 \\ -10.0 \end{gathered}$ |  | $\begin{gathered} \hline \text { VDDA }+0.5 \\ +10.0 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| Digital Outputs |  |  |  |  |  |
| Applied voltage <br> Forced current ${ }^{3,4}$ <br> Short circuit duration | Measured to DGND2 <br> Single output in HIGH state to ground) | $\begin{aligned} & \hline-0.5 \\ & -6.0 \end{aligned}$ |  | $\begin{gathered} \hline \text { VDD }+0.5 \\ +6.0 \\ 1 \text { second } \end{gathered}$ | $\begin{gathered} \hline \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| Temperature |  |  |  |  |  |
| Operating, ambient Junction Lead, soldering Vapor Phase soldering Storage | 10 seconds <br> 1 minute | $-20$ $-65$ |  | $\begin{gathered} 110 \\ +150 \\ +300 \\ +220 \\ +150 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| Electrostatic Discharge ${ }^{5}$ |  |  |  | $\pm 150$ | V |

## Notes:

1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current flowing into the device.
5. EIAJ test method.

## Operating Conditions

| Parameter |  | Min. | Nom | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VDD, VDDA, VDDP | Power Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| AGND | Analog Ground (Measured to DGND) | -0.1 | 0 | 0.1 | V |
| VRTX | Reference Voltage, Top |  | 2.6 | VDDA | V |
| VRBX | Reference Voltage, Bottom | 0 | 0.6 |  | V |
| VRTX-VRBX | Reference Voltage Differential | 1.0 | 2.0 | 5.0 | V |
| VINX | Analog Input Range | VRB |  | VRT | V |
| VIH | Input Voltage, Logic HIGH | 0.7 VDD |  | VDD | V |
| VIL | Input Voltage, Logic LOW | GND |  | 0.3 VDD | V |
| IOH | Output Current, Logic HIGH |  |  | -4.0 | mA |
| IOL | Output Current, Logic LOW |  |  | 4.0 | mA |
| TA | Ambient Temperature, Still Air | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

| Parameter |  | Conditions | Min. | Typ ${ }^{1}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD | Power Supply Current ${ }^{1}$ | VDD $=$ VDDA $=$ VDDP $=$ Max., CLOAD $=35 \mathrm{pF}$, fCK $=$ fs ( $3 \mathrm{~A} / \mathrm{Ds}$ ) |  |  |  |  |
|  |  | fs $=20 \mathrm{Msps}$ |  | 70 | 90 | mA |
|  |  | fS $=40 \mathrm{Msps}$ |  | 94 | 120 | mA |
|  |  | $\mathrm{fS}=50 \mathrm{Msps}$ |  | 105 | 135 | mA |
| IDDQ | Power Supply Current, Quiescent | VDD $=$ VDDA $=$ Max. |  |  |  |  |
|  |  | CLKX = LOW |  | 29 | 55 | mA |
|  |  | CLKX = HIGH |  | 45 | 65 | mA |
| PD | Total Power Dissipation | VDD = VDDA = VDDP = Max., CLOAD = 35pF, fCK = fs (3 A/Ds) |  |  |  |  |
|  |  | fs $=20 \mathrm{Msps}$ |  | 300 | 470 | mW |
|  |  | fs $=40 \mathrm{Msps}$ |  | 425 | 630 | mW |
|  |  | fs = 50 Msps |  | 490 | 710 | mW |
| CAI | Input Capacitance, Analog | $\begin{aligned} & \text { CLKX }=\text { LOW } \\ & \text { CLKX }=\text { HIGH } \end{aligned}$ |  | $\begin{gathered} 4 \\ 12 \end{gathered}$ |  | pF pF |
| RIN | Input Resistance |  | 500 |  |  | k $\Omega$ |
| Rref | Reference Resistance |  | 200 | 270 | 340 | $\Omega$ |
| ICB | Input Current, Analog |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\begin{array}{\|l\|} \hline \mathrm{IIH}_{\mathrm{IH}} \\ \mathrm{IIL}^{2} \end{array}$ | Input Current, HIGH <br> Input Current, LOW | $\begin{aligned} & \text { VDD }=\text { Max., } \mathrm{V}_{\mathrm{IN}}=\mathrm{V} D \mathrm{D} \\ & \mathrm{~V}_{\text {DD }}=\mathrm{Max} ., \mathrm{V}_{\text {IN }}=0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \pm 5 \\ & \pm 5 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| IOZH IOZL | Hi-Z Output Leakage Current, Output HIGH <br> Hi-Z Output Leakage Current, Output LOW | $\begin{aligned} & \text { VDD = Max., VIN = VDD } \\ & \text { VDD = Max., VIN = VDD } \end{aligned}$ |  |  | $\pm 5$ $\pm 5$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Ios | Short-Circuit Current |  |  |  | -35 | mA |
| VOH <br> VoL | Output Voltage, HIGH <br> Output Voltage, LOW | $\begin{aligned} & \mathrm{IOH}=-100 \mathrm{~mA} \\ & \mathrm{IOH}=-2.5 \mathrm{~mA} \\ & \mathrm{IOH}=\mathrm{Max} . \\ & \mathrm{IOL}=\mathrm{Max} . \end{aligned}$ | $\begin{gathered} \hline \text { VDD-0.3 } \\ 3.5 \\ 2.4 \end{gathered}$ |  | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \text { CDI } \\ & \text { CDDO } \end{aligned}$ | Digital Input Capacitance Digital Output Capacitance |  |  | $\begin{gathered} 4 \\ 10 \end{gathered}$ | 10 | pF pF |

Note:

1. Typical values with $V_{D D}=\mathrm{VDDA}=$ Nom and $T_{A}=$ Nom, Minimum/Maximum values with $\mathrm{VDD}=\mathrm{VDDA}=\mathrm{Max}$. and $\mathrm{T}_{\mathrm{A}}=\mathrm{Min}$.

## Switching Characteristics

| Parameter |  | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fs | Conversion Rate | TMC1203-20 |  |  | 20 | Msps |
|  |  | TMC1203-40 |  |  | 40 | Msps |
|  |  | TMC1203-50 |  |  | 50 | Msps |
| tPWH | CLKX Pulsewidth, HIGH | TMC1203-20 | 14 |  |  | ns |
|  |  | TMC1203-40 | 14 |  |  | ns |
|  |  | TMC1203-50 | 12 |  |  | ns |
| tPWL | CLKX Pulsewidth, LOW | TMC1203-20 | 8 |  |  | ns |
|  |  | TMC1203-40 | 8 |  |  | ns |
|  |  | TMC1203-50 | 7 |  |  | ns |
| EAP | Aperture Error |  |  | 30 |  | ps |
| tSTO | Sampling Time Offset |  | 1 | 2 | 5 | ns |
| tSTS | Sampling Time Skew |  |  | 150 | 400 | ps |
| $\begin{aligned} & \mathrm{tHO} \\ & \mathrm{tDO} \end{aligned}$ | Output Hold Time Output Delay Time | CLOAD $=15 \mathrm{pF}$ | 9 |  | 14 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| tENA tDIS | Output Enable Time Output Disable Time |  |  |  | $\begin{aligned} & 27 \\ & 42 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

## System Performance Characteristics

| Parameter |  | Conditions | Min. ${ }^{\text {a }}$ | Typ ${ }^{1}$ | Max. ${ }^{2}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ELI | Integral Linearity Error, Independent <br> Differential Linearity Error | $\begin{aligned} & \mathrm{V}_{\mathrm{RT}}=2.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{RB}}=0.6 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ |  | $\begin{aligned} & \hline \text { LSB } \\ & \text { LSB } \\ & \hline \end{aligned}$ |
| BW | Bandwidth ${ }^{1}$ | TMC1203-20 |  |  | 10 | MHz |
|  |  | TMC1203-40 |  |  | 12 | MHz |
|  |  | TMC1203-50 |  |  | 12 | MHz |
| EOT | Offset Voltage, Top (RT - VIN for most positive code transition) | $\mathrm{V}_{\mathrm{RT}}=2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{RB}}=0.6 \mathrm{~V}$ | $-40$ |  | 80 | mV |
| Еов | Offset Voltage, Bottom (RB - VIN for most negative code transition) | $\mathrm{V}_{\mathrm{RT}}=2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{RB}}=0.6 \mathrm{~V}$ | -95 |  | -30 | mV |
| dg | Differential Gain | $\begin{aligned} & \mathrm{fS}=14.3 \mathrm{Msps} \\ & \text { NTSC } 40 \text { IRE Mod Ramp } \\ & \text { VDDA }=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { VRT }=2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{RB}}=0.6 \mathrm{~V} \end{aligned}$ |  | 1.8 |  | \% |
| dp | Differential Phase | $\begin{aligned} & \mathrm{fS}=14.3 \mathrm{Msps} \\ & \text { NTSC } 40 \mathrm{IRE} \text { Mod Ramp } \\ & \text { VDDA }=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { VRT }=2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{RB}}=0.6 \mathrm{~V} \end{aligned}$ |  | 0.7 |  | deg |
| XTALK | Channel Crosstalk | $\mathrm{f} \mathrm{N}=5.0 \mathrm{MHz}$ |  | 45 |  | dB |

System Performance Characteristics
(continued)

| Parameter |  | Conditions | Min. ${ }^{2}$ | Typ ${ }^{1}$ | Max. ${ }^{2}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SNR ${ }^{3}$ | Signal-to-Noise Ratio | $\mathrm{fS}=20 \mathrm{Msps}, \mathrm{V}_{\mathrm{RT}}=2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{RB}}=0.6 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{N}}=1.24 \mathrm{MHz}$ |  | 46 |  | dB |
|  |  | $\mathrm{f} \mathrm{N}=2.48 \mathrm{MHz}$ |  | 46 |  | dB |
|  |  | $\mathrm{f}_{\mathrm{N}}=6.98 \mathrm{MHz}$ |  | 45 |  | dB |
|  |  | $\mathrm{fN}=10.0 \mathrm{MHz}$ |  | 45 |  | dB |
|  |  | $\mathrm{fS}=40 \mathrm{Msps}, \mathrm{V}_{\mathrm{RT}}=2.6 \mathrm{~V}, \mathrm{~V} \mathrm{RB}=0.6 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{N}}=1.24 \mathrm{MHz}$ |  | 42 |  | dB |
|  |  | $\mathrm{fN}^{\mathrm{N}}=6.98 \mathrm{MHz}$ |  | 41 |  | dB |
|  |  | $\mathrm{fN}_{\mathrm{N}=12.0 \mathrm{MHz}}$ |  | 40 |  | dB |
|  |  | $\mathrm{fN}=20.0 \mathrm{MHz}$ |  | 38 |  | dB |
|  |  | $\mathrm{fS}=50 \mathrm{Msps}, \mathrm{V}_{\mathrm{RT}}=2.6 \mathrm{~V}, \mathrm{VRB}=0.6 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{f} \mathrm{N}=1.24 \mathrm{MHz}$ |  | 40 |  | dB |
|  |  | $\mathrm{fN}=6.98 \mathrm{MHz}$ |  | 40 |  | dB |
|  |  | $\mathrm{f} \mathrm{N}=12.0 \mathrm{MHz}$ |  | 40 |  | dB |
| SFDR ${ }^{4}$ | Spurious-Free Dynamic Range | $\mathrm{fS}=20 \mathrm{Msps}, \mathrm{V}_{\mathrm{RT}}=2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{RB}}=0.6 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{fN}^{\text {¢ }} 1.24 \mathrm{MHz}$ |  | 53 |  | dB |
|  |  | $\mathrm{fN}=2.48 \mathrm{MHz}$ |  | 48 |  | dB |
|  |  | $\mathrm{f}_{\mathrm{N}=6.98 \mathrm{MHz}}$ |  | 44 |  | dB |
|  |  | $\mathrm{fN}=10.0 \mathrm{MHz}$ |  | 40 |  | dB |
|  |  | $\mathrm{fS}=40 \mathrm{Msps}, \mathrm{V}_{\mathrm{RT}}=2.6 \mathrm{~V}, \mathrm{VRB}=0.6 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{f} \mathrm{N}=1.24 \mathrm{MHz}$ |  | 49 |  | dB |
|  |  | $\mathrm{fN}=6.98 \mathrm{MHz}$ |  | 44 |  | dB |
|  |  | $\mathrm{fN}=12.0 \mathrm{MHz}$ |  | 38 |  | dB |
|  |  | $\mathrm{fS}=50 \mathrm{Msps}, \mathrm{V}_{\mathrm{RT}}=2.6 \mathrm{~V}, \mathrm{VRB}=0.6 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{fN}^{\mathrm{N}}=1.24 \mathrm{MHz}$ |  | 46 |  | dB |
|  |  | $\mathrm{f}_{\mathrm{N}=6.98 \mathrm{MHz}}$ |  | 40 |  | dB |
|  |  | $\mathrm{f} \mathrm{N}=12.0 \mathrm{MHz}$ |  | 37 |  | dB |

## Notes:

1. Values shown in Typ. column are typical for $\mathrm{VDD}=\mathrm{V} D D A=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Values shown in Min. and Max. columns are for VDD = VDDA and TA over entire range specified under Operating Conditions.
3. SNR values do not include the harmonics of the fundamental frequency.
4. SFDR is the ratio in dB of fundamental amplitude to the harmonic with the highest amplitude.
5. Characteristics specified for $\mathrm{V} R T=2.6 \mathrm{~V}, \mathrm{~V} B=0.6 \mathrm{~V}$.
6. Bandwidth is the frequency up to which a full-scale sinewave can be digitized without spurious codes.

## Typical Performance Characteristics



Figure 6. Typical IDD vs fs (Single A/D)


Figure 8. Typical SNR vs fin


Figure 7. Typical SFDR vs fin


Figure 9. Typical SNR vs Full Scale Input Range

## Application Notes

The circuit in Figure 10 employs a band-gap reference to generate a variable RTX reference voltages for the TMC1203 as well as a bias voltage to offset the wideband input amplifiers to mid-range. The operational amplifier in the reference circuitry is a standard 741-type.

The voltage reference at RTX can be adjusted from 0.0 to 2.4 volts while RBX is grounded. Schottky diodes are used to restrict the wideband amplifier output to between -0.3 V and VDD +0.3 V . Diode protection is good practice to limit the analog input voltage at $\mathrm{V}_{\text {INX }}$ to the safe operating range.


Figure 10. Typical Interface Circuit - High Performance

## Grounding

The TMC1203 has separate analog and digital circuits. To keep digital system noise from the $A / D$ converter, it is recommended that power supply voltages (VDD and VDDA) come from the same source, and that ground connections (DGND and AGND) be made to the analog ground plane, and as close as possible to the device pins. Power supply pins should be individually decoupled at the pin. The digital circuitry that gets its input from the TMC1203 should be referred to the system digital ground plane.

## Printed Circuit Board Layout

Designing with high performance mixed-signal circuits demands printed circuits with ground planes. Overall system performance is strongly influenced by the board layout. Capacitive coupling from digital to analog circuits may result in poor A/D conversion. Consider the following suggestions when doing the layout:

1. Keep the critical analog traces $\left(\mathrm{V}_{\mathrm{N}}, \mathrm{R}_{\mathrm{TX}}, \mathrm{RBX}_{\mathrm{B}}\right)$ as short as possible and as far as possible from all digital signals. The TMC1203 should be located close to the analog input connectors.
2. Segregate traces:

- A/D analog
- D/A analog
- Clocks
- Digital

Treat analog inputs as transmission lines. Cleanly route traces over the ground plane bearing in mind that the return currents will flow through the ground plane beneath the traces. Do not route digital traces nearby. A few inches of digital trace less than a few line widths from an analog trace will cross-couple noise into adjacent analog circuits.
3. The power plane for the $\mathrm{TMC1203}$ should be separate from that which supplies the rest of the digital circuitry. A single power plane should be used for all of the VDD pins. If the power supply for the TMC1203 is the same as that of the system's digital circuitry, power to the TMC1203 should be decoupled with ferrite beads and $0.1 \mu \mathrm{~F}$ capacitors to reduce noise.
4. The ground plane should be solid, not cross-hatched. Connections to the ground plane should have very short leads.
5. Decoupling capacitors should be applied liberally to VDD pins. Remember that not all power supply pins are created equal. They supply different circuits on the integrated circuit, each of which generate varying amounts and types of noise. For best results, use $0.1 \mu \mathrm{~F}$ ceramic capacitors. Lead lengths should be minimized. Ceramic chip capacitors are the best choice.
6. If the digital power supply has a dedicated power plane layer, it should not be placed under the TMC1203, the voltage reference, or the analog inputs. Capacitive coupling of digital power supply noise from this layer to the TMC1203 and its related analog circuitry can have an adverse effect on performance.
7. CLKX should be handled carefully. Jitter and noise on this clock may degrade performance. Terminate the clock line, if needed, to eliminate overshoot and ringing.

## Related Products

- TMC1175A, TMC1275 8-Bit Video A/D Converters
- TMC1173A, TMC1273 3V, Low-Power 8-Bit Video A/D Converters
- TMC1103 Triple 8-bit A/D with Clamps and PLL
- TMC3003/TMC3503 Triple Video D/A Converters
- TMC2242B/TMC2243/TMC2246A Digital Filters

Notes:

## Mechanical Dimensions - 80-Lead MQFP Package

| Symbol | Inches |  | Millimeters |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | - | .134 | - | 3.40 |  |
| A1 | .010 | - | .25 | - |  |
| A2 | .100 | .120 | 2.55 | 3.05 |  |
| B | .012 | .018 | .30 | .45 | 3,5 |
| C | .005 | .009 | .13 | .23 | 5 |
| D | .904 | .923 | 22.95 | 23.45 |  |
| D1 | .783 | .791 | 19.90 | 20.10 |  |
| E | .667 | .687 | 16.95 | 17.45 |  |
| E1 | .547 | .555 | 13.90 | 14.10 |  |
| e | .0315 BSC |  | .80 | BSC |  |
| L | .025 | .041 | .65 | 1.03 | 4 |
| N | 80 |  |  | 80 |  |
| ND | 24 |  | 24 |  |  |
| NE | 16 |  | 16 |  |  |
| $\alpha$ | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |  |
| ccc | - | .004 | - | 0.10 |  |

## Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
2. Controlling dimension is millimeters.
3. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be .08 mm (.003in.) maximum in excess of the " B " dimension. Dambar cannot be located on the lower radius or the foot.
4. " $L$ " is the length of terminal for soldering to a substrate.
5. " B " \& " C " includes lead finish thickness.

|ccc C

## Ordering Information

| Product Number | Conversion <br> Rate (Msps) | Temperature Range | Screening | Package | Package Marking |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TMC1203KLC20 | 20 Msps | $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Commercial | 80 -Lead MQFP | 1203 KLC 20 |
| TMC1203KLC40 | 40 Msps | $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Commercial | 80 -Lead MQFP | 1203 KLC 40 |
| TMC1203KLC50 | 50 Msps | $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Commercial | 80 -Lead MQFP | 1203 KLC 50 |

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
