Preliminary

| FAIRCHILD |  |  | August 2001 <br> Revised August 2001 |
| :---: | :---: | :---: | :---: |
| SEMICONDUCTORTM |  |  |  |
| 74LCX32652 |  |  |  |
| Low Voltage Transceiver/Register |  |  |  |
| With 5 V Tolerant Inputs and Outputs (Preliminary) |  |  |  |
| General Description Features |  |  |  |
| The LCX32652 contains thirty-two non-inverting bidirectional bus transceivers with 3-STATE outputs providing multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Each byte has separate control inputs which can be shorted together for full 32-bit operation. Output Enable pins $\left(\mathrm{OEAB}_{n}, \overline{\mathrm{OEBA}}_{n}\right)$ are provided to control the transceiver function (see Functional Description). <br> - 5V tolerant inputs and outputs <br> - $2.3 \mathrm{~V}-3.6 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ specifications provided <br> - $5.7 \mathrm{~ns} \mathrm{t}_{\mathrm{PD}} \max \left(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}\right), 20 \mu \mathrm{~A} \mathrm{I}_{\mathrm{CC}} \max$ <br> - Power down high impedance inputs and outputs <br> - Supports live insertion/withdrawal (Note 1) <br> - $\pm 24 \mathrm{~mA}$ output drive $\left(\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}\right)$ <br> - Implements patented noise/EMI reduction circuitry <br> - Latch-up performance exceeds 500 mA |  |  |  |
| The LCX32652 is designed for low-voltage ( 2.5 V or 3.3 V ) $\mathrm{V}_{\mathrm{CC}}$ applications with capability of interfacing to a 5 V signal environment. |  |  | - ESD performance: |
|  |  |  | Human body model > 2000V <br> Machine model > 200V |
| The LCX32652 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation. |  |  | ■ Packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary) |
|  |  |  | Note 1: To ensure the high-impedance state during power up or down, OE should be tied to $\mathrm{V}_{\mathrm{CC}}$ and OE tied to GND through a resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver. |
| Ordering Code: |  |  |  |
| Order Number | Package Number |  | Package Description |
| $\begin{aligned} & \text { 74LCX32652GX } \\ & \text { (Note 2) } \end{aligned}$ | BGA114A (Preliminary) | 114-Ball Fine-Pitch BaI [TAPE and REEL] | Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide |
| Note 2: BGA package available in Tape and Reel only. |  |  |  |

Preliminary
74LCX32652

## Connection Diagram

Pin Assignment for FBGA

(Top Thru View)

## Pin Descriptions

| Pin Names | Description |
| :--- | :--- |
| $1 A_{0}-1 A_{15}$ | Data Register A Inputs/3-STATE Outputs |
| $2 A_{0}-2 A_{15}$ |  |
| $1 B_{0}-1 B_{15}$ | Data Register B Inputs/3-STATE Outputs |
| $2 B_{0}-2 B_{15}$ |  |
| $C P A B_{n}, C P B A_{n}$ | Clock Pulse Inputs |
| $S A B_{n}, S B A_{n}$ | Select Inputs |
| $O E A B_{n}, \overline{O E B A}_{n}$ | Output Enable Inputs |
| $N C$ | No Connect |

FBGA Pin Assignments

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $1 \mathrm{~A}_{0}$ | $\mathrm{SAB}_{1}$ | $\mathrm{CPAB}_{1}$ | $\mathrm{CPBA}_{1}$ | $\mathrm{SBA}_{1}$ | $1 \mathrm{~B}_{0}$ |
| B | $1 \mathrm{~A}_{2}$ | $1 \mathrm{~A}_{1}$ | $\mathrm{OEAB}_{1}$ | $\mathrm{OEBA}_{1}$ | $1 \mathrm{~B}_{1}$ | $1 \mathrm{~B}_{2}$ |
| C | $1 \mathrm{~A}_{4}$ | $1 \mathrm{~A}_{3}$ | GND | GND | $1 \mathrm{~B}_{3}$ | $1 \mathrm{~B}_{4}$ |
| D | $1 \mathrm{~A}_{6}$ | $1 \mathrm{~A}_{5}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $1 \mathrm{~B}_{5}$ | $1 \mathrm{~B}_{6}$ |
| E | $1 \mathrm{~A}_{8}$ | $1 \mathrm{~A}_{7}$ | GND | GND | $1 \mathrm{~B}_{7}$ | $1 \mathrm{~B}_{8}$ |
| F | $1 \mathrm{~A}_{10}$ | $1 \mathrm{~A}_{9}$ | GND | GND | $1 \mathrm{~B}_{9}$ | $1 \mathrm{~B}_{10}$ |
| G | $1 \mathrm{~A}_{12}$ | $1 \mathrm{~A}_{11}$ | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\text {CC }}$ | $1 \mathrm{~B}_{11}$ | $1 \mathrm{~B}_{12}$ |
| H | $1 \mathrm{~A}_{13}$ | $1 \mathrm{~A}_{14}$ | GND | GND | $1^{14}$ | $1 \mathrm{~B}_{13}$ |
| J | $1 \mathrm{~A}_{15}$ | $\mathrm{SAB}_{2}$ | $\mathrm{CPAB}_{2}$ | $\mathrm{CPBA}_{2}$ | $\mathrm{SBA}_{2}$ | $1 \mathrm{~B}_{15}$ |
| K | NC | $\mathrm{CPAB}_{3}$ | $\mathrm{OEAB}_{2}$ | $\mathrm{OEBA}_{2}$ | $\mathrm{CPBA}_{3}$ | NC |
| L | $2 \mathrm{~A}_{0}$ | $\mathrm{SAB}_{3}$ | $\mathrm{OEAB}_{3}$ | $\mathrm{OEBA}_{3}$ | $\mathrm{SBA}_{3}$ | $2 \mathrm{~B}_{0}$ |
| M | $2 \mathrm{~A}_{2}$ | $2 \mathrm{~A}_{1}$ | GND | GND | $2 \mathrm{~B}_{1}$ | $2 \mathrm{~B}_{2}$ |
| N | $2 \mathrm{~A}_{4}$ | $2 \mathrm{~A}_{3}$ | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{C C}$ | $2 \mathrm{~B}_{3}$ | $2 \mathrm{~B}_{4}$ |
| P | $2 \mathrm{~A}_{6}$ | $2 \mathrm{~A}_{5}$ | GND | GND | $2 \mathrm{~B}_{5}$ | $2 \mathrm{~B}_{6}$ |
| R | $2 \mathrm{~A}_{8}$ | $2 \mathrm{~A}_{7}$ | GND | GND | $2 \mathrm{~B}_{7}$ | $2 \mathrm{~B}_{8}$ |
| T | $2 \mathrm{~A}_{10}$ | $2 \mathrm{~A}_{9}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $2 \mathrm{~B}_{9}$ | $2 \mathrm{~B}_{10}$ |
| U | $2 \mathrm{~A}_{12}$ | $2 \mathrm{~A}_{11}$ | GND | GND | $2 \mathrm{~B}_{11}$ | $2 \mathrm{~B}_{12}$ |
| V | $2 \mathrm{~A}_{13}$ | $2 \mathrm{~A}_{14}$ | $\mathrm{CPAB}_{4}$ | $\mathrm{CPBA}_{4}$ | $2 \mathrm{~B}_{14}$ | $2 \mathrm{~B}_{13}$ |
| W | $2 \mathrm{~A}_{15}$ | $\mathrm{SAB}_{4}$ | $\mathrm{OEAB}_{4}$ | $\mathrm{OEBA}_{4}$ | $\mathrm{SBA}_{4}$ | $2 \mathrm{~B}_{15}$ |

## Truth Table

(Note 3)

| Inputs |  |  |  |  |  | Inputs/Outputs (Note 4) |  | Operating Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{OEAB}_{1}$ | $\overline{\mathrm{OEBA}}_{1}$ | $\mathrm{CPAB}_{1}$ | $\mathrm{CPBA}_{1}$ | $\mathrm{SAB}_{1}$ | SBA ${ }_{1}$ | $1 A_{0}$ thru 1A $A_{7}$ | $1 B_{0}$ thru $1 B_{7}$ |  |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | $\sim$ | $\sim$ | X | X |  |  | Store A and B Data |
| X | H | $\sim$ | H or L | X | X | Input | Not Specified | Store A, Hold B |
| H | H | $\sim$ | $\sim$ | X | X | Input | Output | Store A in Both Registers |
| L | X | H or L | $\sim$ | X | X | Not Specified | Input | Hold A, Store B |
| L | L | $\sim$ | $\sim$ | X | X | Output | Input | Store B in Both Registers |
| L | L | X | X | X | L | Output | Input | Real-Time B Data to A Bus |
| L | L | X | H or L | X | H |  |  | Store B Data to A Bus |
| H | H | X | X | L | X | Input | Output | Real-Time A Data to B Bus |
| H | H | H or L | X | H | X |  |  | Stored A Data to B Bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored A Data to B Bus and Stored B Data to A Bus |

H = HIGH Voltage Level
L $=$ LOW Voltage
$\mathrm{X}=$ Immaterial
$\mathcal{\sim}=$ LOW-to-HIGH Clock Transition
Note 3: Data I/O paths ( 1 A and $1 \mathrm{~B}: 0-7$ ) is shown. This also applies to data $\mathrm{I} / \mathrm{O}(1 \mathrm{~A}$ and $1 \mathrm{~B}: 8-15$ ) and \#2 control pins, to data ( 2 A and $2 \mathrm{~B}: 0-7$ ) and \#3 control pins, to data (2A and 2B: 8-15) and \#4 control pins.
Note 4: The data output functions may be enabled or disabled by various signals at OEAB or $\overline{O E B A}$ inputs. Data input functions are always enabled
i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

## Preliminary

## Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the $A$ or $B$ register or both.
The select $\left(\mathrm{SAB}_{\mathrm{n}}, \mathrm{SBA}_{\mathrm{n}}\right)$ controls can multiplex stored and real-time.
The examples below demonstrate the four fundamental bus-management functions that can be performed with the 74LCX32652 for data register I/O 1A and 1B: 0-7.

Real-Time
Transfer Bus B to Bus A


Transfer Storage Data to A or B

$\mathrm{OEAB}_{1} \overline{\mathrm{OEBA}}_{1} \mathrm{CPAB}_{1} \mathrm{CPBA}_{1} \quad \mathrm{SAB}_{1} \quad \mathrm{SBA}_{1}$
$\begin{array}{lllll}H & L & H o r L & H \text { orL } & H\end{array}$

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW-to-HIGH transitions at the appropriate Clock Inputs $\left(\mathrm{CPAB}_{n}, \mathrm{CPBA}_{n}\right)$ regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal $D$ flip-flops by simultaneously enabling $O E A B_{n}$ and $\overline{O E B A}_{n}$. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.


Storage


| $\mathrm{OEAB}_{1}$ | $\overline{\mathrm{OEBA}}_{1}$ | $\mathrm{CPAB}_{1}$ | $\mathrm{CPBA}_{1}$ | $\mathrm{SAB}_{1}$ | $\mathrm{SBA}_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | H | $\sim$ | X | X | X |
| L | X | X | $\sim$ | X | X |
| L | H | $\sim$ | $\sim$ | X | X |



## Logic Diagrams (Continued)



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

| Absolute Maximum Ratings(Note 5) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Value | Conditions | Units |
| $\mathrm{V}_{\text {cc }}$ | Supply Voltage | -0.5 to +7.0 |  | V |
| $\mathrm{V}_{1}$ | DC Input Voltage | -0.5 to +7.0 |  | V |
| $\mathrm{V}_{0}$ | DC Output Voltage | $\begin{gathered} -0.5 \text { to }+7.0 \\ -0.5 \text { to } \mathrm{V}_{\mathrm{CC}}+0.5 \end{gathered}$ | Output in 3-STATE <br> Output in HIGH or LOW State (Note 6) | V |
| $\mathrm{I}_{\text {IK }}$ | DC Input Diode Current | -50 | $\mathrm{V}_{1}<\mathrm{GND}$ | mA |
| TK | DC Output Diode Current | $\begin{aligned} & -50 \\ & +50 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}<\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}} \end{aligned}$ | mA |
| To | DC Output Source/Sink Current | $\pm 50$ |  | mA |
| ICC | DC Supply Current per Supply Pin | $\pm 100$ |  | mA |
| TGND | DC Ground Current per Ground Pin | $\pm 100$ |  | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 |  | ${ }^{\circ} \mathrm{C}$ |

Recommended Operating Conditions (Note 7)

| Symbol | Parameter |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply Voltage | $\begin{aligned} & \text { Operating } \\ & \text { Data Retention } \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3.6 \end{aligned}$ | V |
| $\overline{\mathrm{V}}$ | Input Voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{o}}$ | Output Voltage | HIGH or LOW State 3-STATE | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline \mathrm{v}_{\mathrm{Cc}} \\ 5.5 \end{gathered}$ | V |
| ${ }_{\text {OH/ }} \mathrm{loL}$ | Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}-3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}-3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}-2.7 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \pm 24 \\ \pm 12 \\ \pm 8 \end{gathered}$ | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Free-Air Operating Temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\Delta t / \Delta \mathrm{V}$ | Input Edge Rate, $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}-2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation
Note 6: $\mathrm{I}_{\mathrm{O}}$ Absolute Maximum Rating must be observed.
Note 7: Unused (inputs or I/O's) must be held HIGH or LOW. They may not float.

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| $\overline{\mathrm{V}_{\mathrm{H}}}$ | HIGH Level Input Voltage |  | 2.3-2.7 | 1.7 |  | V |
|  |  |  | 2.7-3.6 | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW Level Input Voltage |  | 2.3-2.7 |  | 0.7 | V |
|  |  |  | 2.7-3.6 |  | 0.8 |  |
| $\overline{\mathrm{V}} \mathrm{OH}$ | HIGH Level Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 2.3-3.6 | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | v |
|  |  | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 2.3 | 1.8 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.7 | 2.2 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-18 \mathrm{~mA}$ | 3.0 | 2.4 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 3.0 | 2.2 |  |  |
| $\mathrm{V}_{\text {OL }}$ | LOW Level Output Voltage | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | 2.3-3.6 |  | 0.2 | v |
|  |  | $\mathrm{I}_{\text {OL }}=8 \mathrm{~mA}$ | 2.3 |  | 0.6 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ | 2.7 |  | 0.4 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ | 3.0 |  | 0.4 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=24 \mathrm{~mA}$ | 3.0 |  | 0.55 |  |
| I | Input Leakage Current | $0 \leq \mathrm{V}_{1} \leq 5.5 \mathrm{~V}$ | 2.3-3.6 |  | $\pm 5.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Oz }}$ | 3-STATE I/O Leakage | $\begin{aligned} & 0 \leq \mathrm{V}_{\mathrm{O}} \leq 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.3-3.6 |  | $\pm 5.0$ | $\mu \mathrm{A}$ |
| IOFF | Power-Off Leakage Current | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ | 0 |  | 10 | $\mu \mathrm{A}$ |


| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| ${ }_{\text {cc }}$ | Quiescent Supply Current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 2.3-3.6 |  | 20 | $\mu \mathrm{A}$ |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{1}, \mathrm{~V}_{\mathrm{O}} \leq 5.5 \mathrm{~V}$ (Note 8) | 2.3-3.6 |  | $\pm 20$ |  |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | Increase in I ICC per Input | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$ | 2.3-3.6 |  | 500 | $\mu \mathrm{A}$ |

AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \\ & \hline \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{gathered}$ |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 170 |  |  |  |  |  | MHz |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay | 1.5 | 5.7 | 1.5 | 6.2 | 1.5 | 6.8 |  |
| tpLH | Bus to Bus | 1.5 | 5.7 | 1.5 | 6.2 | 1.5 | 6.8 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay | 1.5 | 6.2 | 1.5 | 7.0 | 1.5 | 7.4 |  |
| tpLH | Clock to Bus | 1.5 | 6.2 | 1.5 | 7.0 | 1.5 | 7.4 | ns |
| ${ }_{\text {tPHL }}$ | Propagation Delay | 1.5 | 6.5 | 1.5 | 7.0 | 1.5 | 7.8 |  |
| $t_{\text {PLH }}$ | Select to Bus | 1.5 | 6.5 | 1.5 | 7.0 | 1.5 | 7.8 | ns |
| $\mathrm{t}_{\text {PZL }}$ | Output Enable Time | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 9.1 |  |
| $t_{\text {pzH }}$ |  | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 9.1 | ns |
| tpLZ | Output Disable Time | 1.5 | 6.5 | 1.5 | 7.0 | 1.5 | 7.8 |  |
| $\mathrm{t}_{\text {PHZ }}$ |  | 1.5 | 6.5 | 1.5 | 7.0 | 1.5 | 7.8 | ns |
| $\mathrm{t}_{\text {s }}$ | Setup Time | 2.5 |  | 2.5 |  | 3.0 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 1.5 |  | 1.5 |  | 2.0 |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse Width | 3.0 |  | 3.0 |  | 3.5 |  | ns |

## Dynamic Switching Characteristics

| Symbol | Parameter | Conditions | $\mathrm{V}_{\text {cc }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | (V) | Typical |  |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Dynamic Peak $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.6 \end{aligned}$ | V |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Dynamic Valley $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 3.3 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline-0.8 \\ & -0.6 \end{aligned}$ | V |

Capacitance

| Symbol | Carameter | Conditions | Typical | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=$ Open, $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{C}_{\mathrm{I}} \mathrm{O}$ | Input/Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{f}=10 \mathrm{MHz}$ | 20 | pF |

## AC LOADING and WAVEFORMS Generic for LCX Family



FIGURE 1. AC Test Circuit ( $C_{L}$ includes probe and jig capacitance)

| Test | Switch |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\mathrm{PHL}}$ | Open |
| $\mathrm{t}_{\mathrm{PZL}}, \mathrm{t}_{\mathrm{PLZ}}$ | 6 V at $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$, and 2.7 V <br> $\mathrm{~V}_{\mathrm{CC}} \times 2$ at $\mathrm{V}_{\mathrm{CC}}=2.5 \pm 0.2 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PZH}}, \mathrm{t}_{\mathrm{PHZ}}$ | GND |



Waveform for Inverting and Non-Inverting Functions


3-STATE Output High Enable and Disable Times for Logic

Propagation Delay. Pulse Width and $\mathrm{t}_{\mathrm{rec}}$ Waveforms



Setup Time, Hold Time and Recovery Time for Logic


FIGURE 2. Waveforms
(Input Characteristics; $\mathrm{f}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=\mathbf{3 n s}$ )

| Symbol | $\mathrm{V}_{\mathbf{C C}}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{3 . 3 V} \pm \mathbf{0 . 3 V}$ | $\mathbf{2 . 7 V}$ | $\mathbf{2 . 5 V} \pm \mathbf{0 . 2 V}$ |
| $\mathrm{V}_{\mathrm{mi}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / \mathbf{2}$ |
| $\mathrm{V}_{\mathrm{mo}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{x}}$ | $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{y}}$ | $\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.15 \mathrm{~V}$ |



Physical Dimensions inches (millimeters) unless otherwise noted


## BGA114ArevE

114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
Package Number BGA114A
Preliminary

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
