

FDD3580/FDU3580

80V N-Channel PowerTrench® MOSFET


General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.


This MOSFET features faster switching and lower gate change than other MOSFETs with comparable $R_{DS(ON)}$ specifications resulting in DC/DC power supply designs with higher overall efficiency.

Features

- 7.7 A, 80 V. $R_{DS(ON)} = 29 \ m\Omega \ @ \ V_{GS} = 10 \ V$ $R_{DS(ON)} = 33 \ m\Omega \ @ \ V_{GS} = 6 \ V$
- Low gate charge (34nC typical)
- Fast switching speed
- High performance trench technology for extremely low $R_{\mbox{\scriptsize DS(ON)}}$
- · High power and current handling capability







Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DSS}	Drain-Source Voltage	80	V
V_{GSS}	Gate-Source Voltage	± 20	V
I _D	Maximum Drain Current-Continuous (Note 1a)	7.7	А
	Maximum Drain Current – Pulsed	50	
P _D	Maximum Power Dissipation @T _C = 25°C (Note 1)	42	W
	T _A = 25°C (Note 1a)	3.8	
	$T_A = 25^{\circ}C$ (Note 1b)	1.6	
T_J , T_{STG}	Operating and Storage Junction Temperature Range	-55 to +175	°C

Thermal Characteristics

R _{θJC}	Thermal Resistance, Junction-to- Case	(Note 1)	3.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to- Ambient	(Note 1b)	96	°C/W


Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDD3580	FDD3580	13"	16mm	2500
FDU3580	FDU3580	Tube	N/A	75

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	urce Avalanche Ratings (Note 2	2)		•		
W _{DSS}	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 40 \text{ V}, I_{D} = 7.7 \text{ A}$			245	mJ
I _{AR}	Maximum Drain-Source Avalanche Current				7.7	Α
Off Chara	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	80			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		79		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 64 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \ \ V_{DS} = 0 \text{ V}$			-100	nA
On Chara	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2	2.5	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		-7		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V}, I_D = 7.7 \text{ A}$ $V_{GS} = 6 \text{ V}, I_D = 7.2 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 7.7 \text{ A}, T_J = 125^{\circ}\text{C}$		23 24 37	29 33 50	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$	30			Α
g FS	Forward Transconductance	V _{DS} = 10 V, I _D = 7.7 A		28		S
Dvnamic	Characteristics		•			
C _{iss}	Input Capacitance	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V},$		1760		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		144		pF
C _{rss}	Reverse Transfer Capacitance			72		pF
Switchine	g Characteristics (Note 2)			•		
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 40 \text{ V}, I_{D} = 1 \text{ A},$		13	23	ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		8	16	ns
t _{d(off)}	Turn-Off Delay Time			34	54	ns
t _f	Turn-Off Fall Time			16	29	ns
Q _g	Total Gate Charge	$V_{DS} = 40V$, $I_D = 7.7 A$,		35	49	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V,		6.2		nC
Q_{gd}	Gate-Drain Charge			8.6		nC
Drain-So	ource Diode Characteristics a	and Maximum Ratings				
Is	Maximum Continuous Drain-Source	<u>~</u>			3.2	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 3.2 \text{ A}$ (Note 2)		0.73	1.2	V

Notes:

 R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{8JC} is guaranteed by design while R_{8CA} is determined by the user's board design.



a) $R_{\theta JA} = 40 \, ^{\circ}\text{C/W}$ when mounted on a $1 \, \text{in}^2$ pad of 2 oz copper.



b) $R_{\theta JA} = 96 \, ^{\circ}\text{C/W}$ when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300μ s, Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST ®	OPTOLOGIC™	SMART START™	VCX^{TM}
Bottomless™	FASTr™	OPTOPLANAR™	STAR*POWER™	
CoolFET™	FRFET™	PACMAN™	Stealth™	
CROSSVOLT™	GlobalOptoisolator™	POP^TM	SuperSOT™-3	
DenseTrench™	GTO™ .	Power247™	SuperSOT™-6	
DOME™	HiSeC™	PowerTrench®	SuperSOT™-8	
EcoSPARK™	ISOPLANAR™	QFET™	SyncFET™	
E^2CMOS^{TM}	LittleFET™	QS TM	TinyLogic™	
EnSigna™	MicroFET™	QT Optoelectronics™	TruTranslation™	
FACT™	MicroPak™	Quiet Series™	UHC™	
FACT Quiet Series™	MICROWIRE™	SILENT SWITCHER®	UltraFET®	

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification Product Status		Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.	

Rev. H4