

Base datasheet:

GS88219/37AB, Rev.1.00, 3/2002

Product(s) covered in this supplement:

GS88219/37AB-250/225/200/166/150/133

Product specification(s) addressed by this supplement:

Bump R5

Note: The specifications cited in the base datasheet for the products addressed by this errata remain in force except where superseded by the information in this errata.



GS88237A Pad Out

	1	2	3	4	5	6	7
Α	V _{DDQ}	A6	A7	ADSP	A8	A9	V _{DDQ}
В	NC	NC	A4	ADSC	A15	A17	NC
С	NC	A5	Аз	V_{DD}	A14	A16	NC
D	DQC4	DQC9	V_{SS}	ZQ	V_{SS}	DQB9	DQB4
Е	DQc3	DQC8	V_{SS}	Ē1	V_{SS}	DQB8	DQB3
F	V _{DDQ}	DQc7	V_{SS}	G	V_{SS}	DQB7	V _{DDQ}
G	DQc2	DQC6	Bc	ADV	Вв	DQB6	DQB2
Η	DQc1	DQc5	V_{SS}	GW	V_{SS}	DQB5	DQB1
J	V _{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V _{DDQ}
K	DQD1	DQD5	V_{SS}	СК	V_{SS}	DQA5	DQA1
L	DQD2	DQD6	BD	SCD	BA	DQA6	DQA2
М	V _{DDQ}	DQD7	V_{SS}	BW	V_{SS}	DQA7	V _{DDQ}
N	DQD3	DQD8	V_{SS}	A1	V_{SS}	DQA8	DQA3
Ρ	DQD4	DQD9	V_{SS}	Ao	V_{SS}	DQA9	DQA4
R	NC	A2	LBO	V_{DD}	V _{DDQ} / DNU	A13	PE
T	NC	NC	A10	A11	A12	NC	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

119 Bump BGA—Top View

2/5



GS88219A Pad Out

_	1	2	3	4	5	6	7
Α	V_{DDQ}	A6	A7	ADSP	A8	A9	V _{DDQ}
в	NC	NC	A4	ADSC	A15	A17	NC
с	NC	A5	Аз	V_{DD}	A14	A16	NC
D	DQB1	NC	V_{SS}	ZQ	V_{SS}	DQA9	NC
Е	NC	DQ _{B2}	V_{SS}	Ē1	V_{SS}	NC	DQA8
F	V _{DDQ}	NC	V_{SS}	G	V_{SS}	DQA7	V _{DDQ}
G	NC	DQB3	Вв	ADV	NC	NC	DQA6
н	DQB4	NC	V_{SS}	GW	V_{SS}	DQA5	NC
J	V _{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V _{DDQ}
к	NC	DQB5	V_{SS}	СК	V_{SS}	NC	DQA4
L	DQB6	NC	NC	SCD	BA	DQA3	NC
М	V_{DDQ}	DQB7	V_{SS}	BW	V_{SS}	NC	V _{DDQ}
N	DQB8	NC	V_{SS}	A1	V_{SS}	DQA2	NC
Ρ	NC	DQB9	V_{SS}	Ao	V_{SS}	NC	DQA1
R	NC	A2	LBO	V_{DD}	V _{DDQ} / DNU	A13	PE
т	NC	A10	A11	NC	A12	A18	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

119 Bump BGA—Top View

3/5



GS88219/37A BGA Pin Description

Pin Location	Symbol	Туре	Description	
P4, N4	A0, A1		Address field LSBs and Address Counter Preset Inputs	
A2, A3, A5, A6, B3, B5, C2, C3, C5, C6, R2, R6, T3, T5	An	ļ	Address Inputs	
T4	An		Address Input (x36 Versions)	
T2, T6	NC	_	No Connect (x36 Versions)	
T2, T6	An		Address Input (x18 Version)	
K7, L7, N7, P7, K6, L6, M6, N6, P6 H7, G7, E7, D7, H6, G6, F6, E6, D6 H1, G1, E1, D1, H2, G2, F2, E2, D2 K1, L1, N1, P1, K2, L2, M2, N2, P2	DQa1–DQa9 DQb1–DQb9 DQc1–DQc9 DQd1–DQd9	I/O	Data Input and Output pins (x36 Versions)	
L5, G5, G3, L3	BA, BB, BC, BD		Byte Write Enable for DQA, DQB, DQc, DQD I/Os; active low (x36 Version)	
P7, N6, L6, K7, H6, G7, F6, E7, D6 D1, E2, G2, H1, K2, L1, M2, N1, P2	DQa1—DQa9 DQB1—DQB9	I/O	Data Input and Output pins (x18 Version)	
L5, G3	Ba, Bb		Byte Write Enable for DQA, DQB I/Os; active low (x18 Version)	
B1, B2, C1, R1, T1, U6, B7, C7, J3, J5	NC	_	No Connect	
P6, N7, M6, L7, K6, H7, G6, E6, D7, D2, E1, F2, G1, H2, K1, L2, N2, P1, G5, L3, T4	NC	_	No Connect (x18 Version)	
K4	СК	I	Clock Input Signal; active high	
M4	BW		Byte Write—Writes all enabled bytes; active low	
H4	GW	I	Global Write Enable—Writes all bytes; active low	
E4	Ē1	_	Chip Enable; active low	
F4	G	-	Output Enable; active low	
G4	ADV	_	Burst address counter advance enable; active low	
A4, B4	ADSP, ADSC	_	Address Strobe (Processor, Cache Controller); active low	
T7	ZZ	Ι	Sleep Mode control; active high	
R3	LBO	I	Linear Burst Order mode; active low	
L4	SCD	I	Single Cycle Deselect/Dual Cycle Deselect Mode Control	
R7	PE	I	Parity Bit Enable; active low (High = x16/32 Mode, Low = x18/36 Mode)	
D4	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])	
U2	TMS	Ι	Scan Test Mode Select	



GS88219/37A BGA Pin Description

Pin Location	Symbol	Туре	Description
U3	TDI		Scan Test Data In
U5	TDO	0	Scan Test Data Out
U4	TCK	I	Scan Test Clock
J2, C4, J4, R4, J6	V _{DD}	I	Core power supply
D3, E3, F3, H3, K3, M3, N3, P3, D5, E5, F5, H5, K5, M5, N5, P5	V _{SS}	I	I/O and Core Ground
A1, F1, J1, M1, U1, A7, F7, J7, M7, U7	V _{DDQ}	I	Output driver power supply
R5	V _{DDQ} /DNU		V _{DDQ} or V _{DD} (must be tied high) or Do Not Use (must be left floating)

Preliminary

TECHNOLOGY

GS88219/37AB-250/225/200/166/150/133

119-Bump BGA Commercial Temp 512K x 18, 256K x 36 250 MHz–133MHz Industrial Temp 9Mb SCD/DCD Sync Burst SRAMs 2.5 V or 3.3 V V_{DD}

Features

- Single/Dual Cycle Deselect selectable
- IEEE 1149.1 JTAG-compatible Boundary Scan
- ZQ mode pin for user-selectable high/low output drive
- 2.5 V or 3.3 V +10%/-10% core power supply
- 2.5 V or 3.3 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to SCD x18/x36 Interleaved Pipeline mode
- Byte Write (BW) and/or Global Write (GW) operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 119-bump BGA package

		-250	-225	-200	-166	-150	-133	Unit
Pipeline	t _{KQ}	2.0	2.2	2.5	2.9	3.3	3.5	ns
3-1-1-1	tCycle	4.0	4.4	5.0	6.0	6.7	7.5	ns
3.3 V	Curr (x18)	280	255	230	200	185	165	mΑ
3.3 V	Curr (x36)	330	300	270	230	215	190	mA
2.5 V	Curr (x18)	275	250	230	195	180	165	mΑ
2.3 V	Curr (x36)	320	295	265	225	210	185	mA

Functional Description

Applications

The GS88219/37AB is a 9,437,184-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

Controls

Addresses, data I/Os, chip enable ($\overline{E1}$), address burst control inputs (\overline{ADSP} , \overline{ADSC} , \overline{ADV}), and write control inputs (\overline{Bx} , \overline{BW} , \overline{GW}) are synchronous and are controlled by a positive-edgetriggered clock input (CK). Output enable (\overline{G}) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either \overline{ADSP} or \overline{ADSC} inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by \overline{ADV} . The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order (\overline{LBO}) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

SCD and DCD Pipelined Reads

The GS88219/37AB is a SCD (Single Cycle Deselect) and DCD (Dual Cycle Deselect) pipelined synchronous SRAM. DCD SRAMs pipeline disable commands to the same degree as read commands. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been

captured in the input registers. DCD RAMs hold the deselect command for one full cycle and then begin turning off their outputs just after the second rising edge of clock. The user may configure this SRAM for either mode of operation using the SCD mode input.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable (\overline{BW}) input combined with one or more individual byte write signals (\overline{Bx}) . In addition, Global Write (\overline{GW}) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

FLXDrive[™]

The ZQ pin allows selection between high drive strength (ZQ low) for multi-drop bus applications and normal drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

Core and Interface Voltages

The GS88219/37AB operates on a 2.5 V or 3.3 V power supply. All input are 3.3 V and 2.5 V compatible. Separate output power (V_{DDQ}) pins are used to decouple output noise from the internal circuits and are 3.3 V and 2.5 V compatible.

Rev: 1.00 3/2002

1/36

© 2002, Giga Semiconductor, Inc.



GS88237A Pad Out

	1	2	3	4	5	6	7
A	V_{DDQ}	A6	A7	ADSP	A8	A9	V _{DDQ}
в	NC	NC	A4	ADSC	A15	A17	NC
с	NC	A5	Аз	V_{DD}	A14	A16	NC
D	DQc4	DQC9	V_{SS}	ZQ	V_{SS}	DQB9	DQB4
E	DQC3	DQC8	V_{SS}	Ē1	V_{SS}	DQ _{B8}	DQB3
F	V_{DDQ}	DQc7	V_{SS}	G	V_{SS}	DQB7	V _{DDQ}
G	DQc2	DQC6	Bc	ADV	Вв	DQB6	DQB2
н	DQC1	DQC5	V_{SS}	GW	V_{SS}	DQ _{B5}	DQB1
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V _{DDQ}
к	DQD1	DQD5	V_{SS}	СК	V_{SS}	DQA5	DQA1
L	DQD2	DQD6	BD	SCD	BA	DQA6	DQA2
М	V_{DDQ}	DQD7	V_{SS}	BW	V_{SS}	DQA7	V _{DDQ}
N	DQD3	DQD8	V_{SS}	A1	V_{SS}	DQA8	DQA3
Ρ	DQD4	DQD9	V_{SS}	Ao	V_{SS}	DQA9	DQA4
R	NC	A2	LBO	V_{DD}	NC	A13	PE
т	NC	NC	A10	A11	A12	NC	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

119 Bump BGA—Top View

Rev: 1.00 3/2002

© 2002, Giga Semiconductor, Inc.



GS88219A Pad Out

_	1	2	3	4	5	6	7
A	V_{DDQ}	A6	A7	ADSP	A8	A9	V _{DDQ}
в	NC	NC	A4	ADSC	A15	A17	NC
С	NC	A5	Аз	V_{DD}	A14	A16	NC
D	DQB1	NC	V_{SS}	ZQ	V_{SS}	DQA9	NC
E	NC	DQB2	V_{SS}	Ē1	V _{SS}	NC	DQA8
F	V_{DDQ}	NC	V_{SS}	G	V_{SS}	DQA7	V _{DDQ}
G	NC	DQB3	Вв	ADV	NC	NC	DQA6
н	DQB4	NC	V_{SS}	GW	V_{SS}	DQA5	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V _{DDQ}
к	NC	DQ _{B5}	V_{SS}	СК	V_{SS}	NC	DQA4
L	DQB6	NC	NC	SCD	BA	DQA3	NC
М	V_{DDQ}	DQB7	V_{SS}	BW	V_{SS}	NC	V _{DDQ}
N	DQB8	NC	V_{SS}	A1	V_{SS}	DQA2	NC
Ρ	NC	DQB9	V_{SS}	Ao	V_{SS}	NC	DQA1
R	NC	A2	LBO	V_{DD}	NC	A13	PE
т	NC	A10	A11	NC	A12	A18	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

119 Bump BGA—Top View

BPR1999.05.18

Rev: 1.00 3/2002

© 2002, Giga Semiconductor, Inc.



GS88219/37A BGA Pin Description

Pin Location	Symbol	Туре	Description	
P4, N4	A0, A1	Ι	Address field LSBs and Address Counter Preset Inputs	
A2, A3, A5, A6, B3, B5, C2, C3, C5, C6, R2, R6, T3, T5	An	I	Address Inputs	
T4	An	I	Address Input (x36 Versions)	
T2, T6	NC	—	No Connect (x36 Versions)	
T2, T6	An	I	Address Input (x18 Version)	
K7, L7, N7, P7, K6, L6, M6, N6, P6 H7, G7, E7, D7, H6, G6, F6, E6, D6 H1, G1, E1, D1, H2, G2, F2, E2, D2 K1, L1, N1, P1, K2, L2, M2, N2, P2	DQA1-DQA9 DQB1-DQB9 DQc1-DQC9 DQD1-DQD9	I/O	Data Input and Output pins (x36 Versions)	
L5, G5, G3, L3	Ba, Bb, Bc, Bd	I	Byte Write Enable for DQA, DQB, DQc, DQD I/Os; active low (x36 Version)	
P7, N6, L6, K7, H6, G7, F6, E7, D6 D1, E2, G2, H1, K2, L1, M2, N1, P2	DQa1—DQa9 DQb1—DQb9	I/O	Data Input and Output pins (x18 Version)	
L5, G3	Ba, Bb	Ι	Byte Write Enable for DQA, DQB I/Os; active low (x18 Version)	
B1, B2, C1, R1, T1, U6, B7, C7, J3, J5, R5	NC	_	No Connect	
P6, N7, M6, L7, K6, H7, G6, E6, D7, D2, E1, F2, G1, H2, K1, L2, N2, P1, G5, L3, T4	NC	_	No Connect (x18 Version)	
K4	СК	I	Clock Input Signal; active high	
M4	BW	I	Byte Write—Writes all enabled bytes; active low	
H4	GW	I	Global Write Enable—Writes all bytes; active low	
E4	Ē1	I	Chip Enable; active low	
F4	G	I	Output Enable; active low	
G4	ADV	Ι	Burst address counter advance enable; active low	
A4, B4	ADSP, ADSC	Ι	Address Strobe (Processor, Cache Controller); active low	
T7	ZZ	I	Sleep Mode control; active high	
R3	LBO	I	Linear Burst Order mode; active low	
L4	SCD	I	Single Cycle Deselect/Dual Cycle Deselect Mode Control	
R7	PE	Ι	Parity Bit Enable; active low (High = x16/32 Mode, Low = x18/36 Mode)	
D4	ZQ	Ι	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive]	


© 2002, Giga Semiconductor, Inc.



GS88219/37A BGA Pin Description

Pin Location	Symbol	Туре	Description
U2	TMS	Ι	Scan Test Mode Select
U3	TDI	Ι	Scan Test Data In
U5	TDO	0	Scan Test Data Out
U4	TCK	Ι	Scan Test Clock
J2, C4, J4, R4, J6	V _{DD}	I	Core power supply
D3, E3, F3, H3, K3, M3, N3, P3, D5, E5, F5, H5, K5, M5, N5, P5	V _{SS}	I	I/O and Core Ground
A1, F1, J1, M1, U1, A7, F7, J7, M7, U7	V _{DDQ}	I	Output driver power supply





GS88219/37A (PE = 0) Block Diagram


Note: Only x36 version shown for simplicity.

Rev: 1.00 3/2002

6/36

© 2002, Giga Semiconductor, Inc.





GS88219/37A (PE = 1) x32 Mode Block Diagram

Rev: 1.00 3/2002

7/36

© 2002, Giga Semiconductor, Inc.



Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
	LDO	Н	Interleaved Burst
	ZZ	L or NC	Active
Power Down Control	22	Н	Standby, I _{DD} = I _{SB}
Single/Dual Cycle Deselect Control	SCD	L	Dual Cycle Deselect
Single/Dual Cycle Deselect Control	300	H or NC	Single Cycle Deselect
El XDrivo Output Impodance Control	ZQ	L	High Drive (Low Impedance)
FLXDrive Output Impedance Control	20	H or NC	Low Drive (High Impedance)

Note:

There is a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate in the default states as specified in the above tables.

Enable / Disable Parity I/O Pins

Burst Counter Sequences

This SRAM allows the user to configure the device to operate in Parity I/O active (x18, x36, or x72) or in Parity I/O inactive (x16, x32, or x64) mode. Holding the \overline{PE} bump low or letting it float will activate the 9th I/O on each byte of the RAM. Grounding \overline{PE} deactivates the 9th I/O of each byte.

	A[1:0]	A[1:0]	A[1:0]	A[1:0]						
1st address	00	01	10	11						
2nd address	01	10	11	00						
3rd address	10	11	00	01						
4th address	11	00	01	10						

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18

Rev: 1.00 3/2002



Byte Write Truth Table

Function	GW	BW	BA	Вв	Bc	BD	Notes
Read	Н	Н	Х	Х	Х	Х	1
Read	Н	L	Н	Н	Н	Н	1
Write byte a	Н	L	L	Н	Н	Н	2, 3
Write byte b	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3, 4
Write byte d	Н	L	Н	Н	Н	L	2, 3, 4
Write all bytes	Н	L	L	L	L	L	2, 3, 4
Write all bytes	L	Х	Х	Х	Х	Х	

Notes:

All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
 Byte Write Enable inputs BA, BB, BC, and/or BD may be used in any combination with BW to write single or multiple bytes.

3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.

4. Bytes "C" and "D" are only available on the x36 version.

Rev: 1.00 3/2002 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



Synchronous Truth Table

Operation	Address Used	State Diagram Key ⁵	Ē1	ADSP	ADSC	ADV	W ³	DQ ⁴
Deselect Cycle, Power Down	None	Х	Н	X	L	Х	X	High-Z
Read Cycle, Begin Burst	External	R	L	L	Х	Х	Х	Q
Read Cycle, Begin Burst	External	R	L	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	Н	L	Х	Т	D
Read Cycle, Continue Burst	Next	CR	Х	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Х	Н	Н	L	Т	D
Write Cycle, Continue Burst	Next	CW	Н	Х	Н	L	Т	D
Read Cycle, Suspend Burst	Current		Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Н	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current		Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current		Н	Х	Н	Н	Т	D

Notes:

1. X = Don't Care, H = High, L = Low

2. <u>W</u> = T (True) and F (False) is defined in the Byte Write Truth Table preceding

G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown 3. as "Q" in the Truth Table above).


4. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.

Tying <u>ADSP</u> high and <u>ADSC</u> low allows simple non-burst synchronous operations. See **BOLD** items above. 5.

6. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.



Simplified State Diagram




Notes:

- The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low.
 The <u>upper portion of the diagram</u> assumes active use of only the Enable (E1) and Write (BA, BB, BC, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
- The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs and 3. assumes ADSP is tied high and ADV is tied low.



Simplified State Diagram with \overline{G}



Notes:

- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
- Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from read cycles to write cycles without passing 2. through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
- Transitions shown in grey tone assume G has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet 3. Data Input Set Up Time.

Rev: 1.00 3/2002 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V _{DD}	Voltage on V _{DD} Pins	0.5 to 4.6	V
V _{DDQ}	Voltage in V _{DDQ} Pins	-0.5 to 4.6	V
V _{CK}	Voltage on Clock Input Pin	-0.5 to 6	V
V _{I/O}	Voltage on I/O Pins	-0.5 to V _{DDQ} +0.5 (\leq 4.6 V max.)	V
V _{IN}	Voltage on Other Input Pins	-0.5 to V _{DD} +0.5 (\leq 4.6 V max.)	V
I _{IN}	Input Current on Any Pin	+/-20	mA
I _{OUT}	Output Current on Any I/O Pin	+/-20	mA
PD	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	-55 to 125	°C
T _{BIAS}	Temperature Under Bias	55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.



Power Supply Voltage Ranges

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
3.3 V Supply Voltage	V _{DD3}	3.0	3.3	3.6	V	
2.5 V Supply Voltage	V _{DD2}	2.3	2.5	2.7	V	
3.3 V V _{DDQ} I/O Supply Voltage	V _{DDQ3}	3.0	3.3	3.6	V	
2.5 V V _{DDQ} I/O Supply Voltage	V _{DDQ2}	2.3	2.5	2.7	V	

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

V_{DDQ3} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	2.0	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.8	V	1
V _{DDQ} I/O Input High Voltage	V _{IHQ}	2.0	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V _{ILQ}	-0.3	_	0.8	V	1,3

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

V_{DDQ2} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	0.6*V _{DD}	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.3*V _{DD}	V	1
V _{DDQ} I/O Input High Voltage	V _{IHQ}	0.6*V _{DD}	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V _{ILQ}	-0.3		0.3*V _{DD}	V	1,3

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

Rev: 1.00 3/2002

© 2002, Giga Semiconductor, Inc.



Recommended Operating Temperatures


Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	Τ _Α	0	25	70	٥°	2
Ambient Temperature (Industrial Range Versions)	Τ _Α	-40	25	85	۵°	2

Note:


1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	6	7	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	R_{\ThetaJA}	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	R_{\ThetaJA}	24	°C/W	1,2
Junction to Case (TOP)	—	$R_{\Theta JC}$	9	°C/W	3

Notes:

1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.

2. SCMI G-38-87

3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1

© 2002, Giga Semiconductor, Inc.




AC Test Conditions

Parameter	Conditions
Input high level	V _{DD} – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V _{DD} /2
Output reference level	V _{DDQ} /2
Output load	Fig. 1

Notes:

 Include scope and jig capacitance.
 Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.

3. Device is deselected as defined by the Truth Table.



* Distributed Test Jig Capacitance

DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I _{IL}	$V_{IN} = 0$ to V_{DD}	—1 uA	1 uA
ZZ and PE Input Current	I _{IN1}	$\begin{array}{l} V_{DD} \geq V_{IN} \geq V_{IH} \\ 0 \ V \leq V_{IN} \leq V_{IH} \end{array}$	−1 uA −1 uA	1 uA 100 uA
SCD and ZQ Input Current	I _{IN2}	$\begin{array}{l} V_{DD} \geq V_{IN} \geq V_{IL} \\ 0 \ V \leq V_{IN} \leq V_{IL} \end{array}$	−100 uA −1 uA	1 uA 1 uA
Output Leakage Current	I _{OL}	Output Disable, V_{OUT} = 0 to V_{DD}	-1 uA	1 uA
Output High Voltage	V _{OH2}	I _{OH} =8 mA, V _{DDQ} = 2.375 V	1.7 V	—
Output High Voltage	V _{OH3}	I _{OH} =8 mA, V _{DDQ} = 3.135 V	2.4 V	—
Output Low Voltage	V _{OL}	I _{OL} = 8 mA	—	0.4 V



Dov	Dperating Currents	l Currents																
• 1 (-5	-250	-225	5	-200	0	-166	9	-150	0	-133	3	
<u>י</u> חר	Parameter	Test Conditions		Mode	Symbol	0	-40	0	-		-40	0	-40	0	-40	0	-40	llnit
3/20			-	200	oy moo	to	ę	ę	9	þ	ç	ţ	to	ţ	\$	t 2	to	
02						70°C	85°C	70°C			85°C	70°C	85°C	70°C	85°C	70°C	85°C	
	Operating Current	Device Selected; All other inputs	(x36)	Pipeline	lopa Iopa	290 40	300 40	265 35	275 35	240 30	250 30	205 25	215 25	190 25	200 25	170 20	180 20	МА
	3.3 V	≥V _{IH} or ≤ V _{IL} Output open	(x18)	Pipeline	lopa Iopa	260 20	270 20	235 20	245 20	215 15	225 15	185 15	195 15	170 15	180 15	155 10	165 10	MA
	Operating Current	Device Selected; All other inputs	(x36)	Pipeline	lopa Iopa	290 30	300 30	265 30	275 30	240 25	250 25	205 20	215 20	190 20	200 20	170 15	180 15	ША
	2.5 V	≥V _{IH} or ≤ V _{IL} Output open	(x18)	Pipeline	loo Iooa	260 15	270 15	235 15	245 15	215 15	225 15	185 10	195 10	170 10	180 10	155 10	165 10	MA
1	Standby Current	$ZZ \ge V_{DD} - 0.2 V$	I	Pipeline	IsB	20	30	20	30	20	30	20	30	20	30	20	30	Am
7/36	Deselect Current	Device Deselected; All other inputs $\ge V_{IH}$ or $\le V_{IL}$	I	Pipeline	مطا	85	06	80	85	75	80	64	70	60	65	50	55	ША
	Notes: 1. I _{DD} and I 2. All paran	Notes: 1. I _{DD} and I _{DDQ} apply to any combination of V _{DD3} , V _{DD2} , V _{DDQ3} , and V _{DDQ2} operation. 2. All parameters listed are worst case scenario.	ination case sce	of V _{DD3} , V _{DD} enario.	02, V _{DDQ3} , 6	and V _{DD}	Q2 opera	ation.										

Rev: 1.00 3/2002

© 2002, Giga Semiconductor, Inc.



AC Electrical Characteristics


	Parameter	Symbol	-25	50	-22	25	-20)0	-16	66	-1	50	-1	33	Unit
	Falailietei	Symbol	Min	Max	Unit										
	Clock Cycle Time	tKC	4.0	—	4.4	—	5.0	—	6.0	—	6.7	—	7.5	—	ns
	Clock to Output Valid	tKQ	_	2.0	_	2.2	_	2.5	_	2.9		3.3		3.5	ns
	Clock to Output Invalid	tKQX	1.0	_	1.0	_	1.0	_	1.0		1.0		1.0		ns
Pipeline	Clock to Output in Low-Z	tLZ ¹	1.0		1.0	-	1.0	_	1.0		1.0		1.0		ns
Pipeline	Setup time	tS	1.2	—	1.3	—	1.4	—	1.5	—	1.5		1.5		ns
	Hold time	tH	0.2	—	0.3	—	0.4	—	0.5	_	0.5	—	0.5	—	ns
	G to Output Valid	tOE	_	1.8	_	2.0	_	2.5	_	2.9		3.3		3.5	ns
	G to output in High-Z	tOHZ ¹	_	1.8	_	2.0	_	2.5	_	2.5	—	2.5	—	2.5	ns
	Clock HIGH Time	tKH	1.3	—	1.3	—	1.3	—	1.3	_	1.5	—	1.7	—	ns
	Clock LOW Time	tKL	1.5		1.5		1.5		1.5		1.7		2		ns
	Clock to Output in High-Z	tHZ ¹	1.5	2.3	1.5	2.5	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	ns
	\overline{G} to output in Low-Z	tOLZ ¹	0		0		0		0	Ι	0		0		ns
	ZZ setup time	tZZS ²	5	—	5	—	5	_	5	—	5		5	_	ns
	ZZ hold time	tZZH ²	1	—	1	—	1	_	1	—	1		1	_	ns
	ZZ recovery	tZZR	100	—	100	—	100	—	100	—	100	_	100	—	ns

Notes:

 These parameters are sampled and are not 100% tested.
 ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Write Cycle Timing






Pipelined SCD Read Cycle Timing






Pipelined SCD Read-Write Cycle Timing





Pipelined DCD Read Cycle Timing



 Rev:
 1.00
 3/2002
 22/36

 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



Single Write Single Read Burst Read tΚI CK tΗ tKH ADSP is blocked by E1 in ⊢tKCctive ADSP tS tH ADSC initiated read ADSC tS tΗ ADV tS tH A0–An RD1 RD2 WR1 tΗ GW tΗ tS BW BA-BD wR tΗ t.S E1 masks ADSP Ē1 tOHZ tOE ◀▶ G tΗ tKQ Hi-Z DQA-DQD Q1A Q2A Q2b Q2c Q2D

Pipelined DCD Read-Write Cycle Timing

Rev: 1.00 3/2002 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

23/36




Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by it's internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to $I_{SB}2$. The duration of Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, $I_{SB}2$ is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Application Tips

Single and Dual Cycle Deselect

SCD devices (like this one) force the use of "dummy read cycles" (read cycles that are launched normally, but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.

JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DDO} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.



JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
ТСК	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

JTAG Port Registers

Overview

The various JTAG registers, refered to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.


Rev: 1.00 3/2002

25/36

© 2002, Giga Semiconductor, Inc.



JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

		Revi	ie ision ode	I						Not	Used	1					Co	l/ nfig	0 urati	on				ED	EC	hne Ve Cod	ndo					Presence Register
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x36	1	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x18	1	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	1	0	1	1	0	0	1	1

Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.


Rev: 1.00 3/2002

26/36

© 2002, Giga Semiconductor, Inc.



JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

Rev: 1.00 3/2002

27/36

© 2002, Giga Semiconductor, Inc.



EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

JTAG TAP Instruction Set Summary

Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.

2. Default instruction automatically loaded at power-up and in test-logic-reset state.

© 2002, Giga Semiconductor, Inc.



Parameter	Symbol	Min.	Max.	Unit	Notes
3.3 V Test Port Input High Voltage	V _{IHJ3}	2.0	V _{DD3} +0.3	V	1
3.3 V Test Port Input Low Voltage	V _{ILJ3}	-0.3	0.8	V	1
2.5 V Test Port Input High Voltage	V _{IHJ2}	0.6 * V _{DD2}	V _{DD2} +0.3	V	1
2.5 V Test Port Input Low Voltage	V _{ILJ2}	-0.3	0.3 * V _{DD2}	V	1
TMS, TCK and TDI Input Leakage Current	I _{INHJ}	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I _{INLJ}	-1	100	uA	3
TDO Output Leakage Current	I _{OLJ}	-1	1	uA	4
Test Port Output High Voltage	V _{OHJ}	1.7	—	V	5, 6
Test Port Output Low Voltage	V _{OLJ}	—	0.4	V	5, 7
Test Port Output CMOS High	V _{OHJC}	V _{DDQ} – 100 mV	—	V	5, 8
Test Port Output CMOS Low	V _{OLJC}	—	100 mV	V	5, 9

JTAG Port Recommended Operating Conditions and DC Characteristics

Notes:

1. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn} +2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tTKC.

- $2. \quad V_{ILJ} \leq V_{IN} \leq V_{DDn}$
- 3. $0 V \le V_{IN} \le V_{ILJn}$
- 4. Output Disable, $V_{OUT} = 0$ to V_{DDn}
- 5. The TDO output driver is served by the V_{DDQ} supply.
- 6. $I_{OHJ} = -4 \text{ mA}$
- 7. I_{OLJ} = + 4 mA
- 8. I_{OHJC} = -100 uA
- 9. I_{OHJC} = +100 uA

JTAG Port AC Test Conditions


Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V

Notes:

1. Include scope and jig capacitance.

2. Test conditions as as shown unless otherwise noted.

JTAG Port AC Test Load




Rev: 1.00 3/2002

29/36

© 2002, Giga Semiconductor, Inc.



JTAG Port Timing Diagram



JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50	-	ns
TCK Low to TDO Valid	tTKQ	_	20	ns
TCK High Pulse Width	tTKH	20	-	ns
TCK Low Pulse Width	tTKL	20	-	ns
TDI & TMS Set Up Time	tTS	10	—	ns
TDI & TMS Hold Time	tTH	10	—	ns



Bump

T7

J5

x18

H6

H6

G7 G7

F6

F6

E7

E7

D6

D6

n/a

n/a

n/a

n/a

n/a

n/a

n/a

n/a T6

A6 A5 G4 A4 B4 F4 M4

x36

H7 H7

H6

H6 G7

G7

G6

G6

F6

F6

E7

E7

E6

E6

D7

D7

D6

D6

GS88219/37A Boundary Scan Chain Order

			Ri	ımp	Order	x36	x18
Order	x36	x18	x36	x18	29	Z	Z
1					30	PH	= 0
2		PE	-	R7	31	NC	= 1
3		X		n/a	32	Q _{B1}	Q _{A5}
4		X		n/a	33	D _{B1}	Da5
5		A10		T3	34	Q _{B5}	QA6
6		A11		T4	35	D _{B5}	Da6
7		A ₁₂		T5	36	QB2	QA7
		A13		R6	37	DB2	Da7
8		A 14	-	C5	38	Q _{B6}	Q _{A8}
9		A ₁₅		B5	39	DB6	DA8
10		A16		C6	40	QB7	QA9
11	QA9	NC = 1	P6	n/a	41	DB7	DA9
12	Da9	PH = 0	P6	n/a	42	Q _{B3}	NC = 1
13	QA4	NC = 1	P7	n/a	43	Dвз	PH = 0
14	Da4	PH = 0	P7	n/a	44		
15	Q _{A3}	NC = 1	N7	n/a	45	QB8	NC = 1
16	Dаз	PH = 0	N7	n/a	46	DB8	PH = 0
17	Q _{A8}	NC = 1	N6	n/a	40	QB4	NC = 1
18	Da8	PH = 0	N6	n/a		D _{B4}	PH = 0
19	Qa7	NC = 1	M6	n/a	48	QB9	NC = 1
20	Da7	PH = 0	M6	n/a	49	DB9	PH = 0
21	QA2	Qa1	L7	P7	50	NC = 1	A18
22	Da2	Da1	L7	P7	51		\ 9
23	QA6	QA2	L6	N6	52		18
24	DA6	Da2	L6	N6	53	AI	VC
25	Q _{A1}	Q _{A3}	K7	L6	54	AD	SP
26	Da1	Dag	K7	L6	55	AD	SC
27	Qa5	QA4	K6	K7	56	(3
28	Das	DA4	K6	K7	57	В	W
					58	G	W
01: 1 00 2/20/	20			21/26			@ 2002 (

GS88219/37A Boundary Scan Chain Order

Rev: 1.00 3/2002

© 2002, Giga Semiconductor, Inc.

^{31/36}



GS88219/37A Boundary Scan Chain Order

GS88219/37A Boundary Scan Chain Order

Ordor	v 26	v40	Bu	mp		
Order	x36	x18	x36	x18		
59	NC	= 1	n	/a		
60	NC	= 1	n	/a		
61	NC	= 1	n	/a		
62	NC	= 1	n	/a		
63	C	K	ĸ	(4		
64	PH	= 0	n	/a		
65	PH	= 0	n	/a		
66	A	17	E	6		
67	B	A	L	L5		
68	Вв	NC = 1	G5	n/a		
69	Bc	Вв	G	63		
70	BD	NC = 1	L3	n/a		
71	E	1	E	4		
72	A	7	A	.3		
73	A	16	A	2		
74	Q _{C9}	NC = 1	D2	n/a		
75	Dc9	PH = 0	D2	n/a		
76	QC4	NC = 1	D1	n/a		
77	Dc4	PH = 0	D1	n/a		
78	QC3	NC = 1	E1	n/a		
79	Dc3	PH = 0	E1	n/a		
80	QC8	NC = 1	E2	n/a		
81	Dc8	PH = 0	E2	n/a		
82	Qc7	NC = 1	F2	n/a		
83	Dc7	PH = 0	F2	n/a		
84	Qc2	Q _{B1}	G1	D1		
85	Dc2	D _{B1}	G1	D1		
86	QC6	Q _{B2}	G2	E2		
87	Dc6	DB2	G2	E2		
88	Q _{C1}	Q _{B3}	H1	G2		

Onden			Bu	mp	
Order	x36	x18	x36	x18	
89	Dc1	Dвз	H1	G2	
90	Qc5	QB4	H2	H1	
91	Dc5	DB4	H2	H1	
92	N	C = 1	n	/a	
93	N	C = 1	n	/a	
94	S	CD	L	.4	
95	QD1	Q _{B5}	K1	K2	
96	DD1	D _{B5}	K1	K2	
97	QD5	QB6	K2	L1	
98	Dd5	DB6	K2	L1	
99	QD2	Qb7	L1	M2	
100	Dd2	Db7	L1	M2	
101	QD6	QB8	L2	N1	
102	DD6	DB8	L2	N1	
103	QD7	QB9	M2	P2	
104	Dd7	Dв9	M2	P2	
105	QD3	NC = 1	N1	n/a	
106	Dd3	PH = 0	N1	n/a	
107	QD8	NC = 1	N2	n/a	
108	Dd8	PH = 0	N2	n/a	
109	QD4	NC = 1	P1	n/a	
110	DD4	PH = 0	P1	n/a	
111	QD9	NC = 1	P2	n/a	
112	DD9	PH = 0	P2	n/a	
113	L	BO	R3		
114		A5	C2		
115		A4	B3		
116		Аз	C	3	

© 2002, Giga Semiconductor, Inc.



GS88219/37A Boundary Scan Chain Order

Order	x36	x18	Bu	mp
Oldel	X30	XIO	x36	x18
117	A	12	F	2
118	A	1	N	14
119	A	10	F	24
120	Z	Q	C)4
121	(3	F	4

Notes:

1. Depending on the package, some input pads of the scan chain may not be connected to any external pin. In such case: TBO = 1, ZQ = 1, $\overline{PE} = 0$, $\overline{SD} = 0$, ZZ = 0, and SCD = 1.

Every DQ pad consists of two scan registers—D is for input capture, and Q is for output capture. 2.

3. A single register (#121) for controlling tristate of all the DQ pins is at the end of the scan chain (i.e., the last bit shifted in this tristate control is effective after JTAG EXTEST instruction is executed.

4. 1 = no connect, internally set to logic value 1


5. 0 = no connect, internally set to logic value 0

6. X = no connect, value is undefined

Rev: 1.00 3/2002 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



Package Dimensions—119-Pin PBGA



Unit: mm



Rev: 1.00 3/2002

© 2002, Giga Semiconductor, Inc.



Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number ¹	Туре	Package	Speed ² (MHz)	T _A 3	Status
512K x 18	GS88219AB-250	S/DCD Pipeline	BGA	250	С	
512K x 18	GS88219AB-225	S/DCD Pipeline	BGA	225	С	
512K x 18	GS88219AB-200	S/DCD Pipeline	BGA	200	С	
512K x 18	GS88219AB-166	S/DCD Pipeline	BGA	166	С	
512K x 18	GS88219AB-150	S/DCD Pipeline	BGA	150	С	
512K x 18	GS88219AB-133	S/DCD Pipeline	BGA	133	С	
256K x 36	GS88237AB-250	S/DCD Pipeline	BGA	250	С	
256K x 36	GS88237AB-225	S/DCD Pipeline	BGA	225	С	
256K x 36	GS88237AB-200	S/DCD Pipeline	BGA	200	С	
256K x 36	GS88237AB-166	S/DCD Pipeline	BGA	166	С	
256K x 36	GS88237AB-150	S/DCD Pipeline	BGA	150	С	
256K x 36	GS88237AB-133	S/DCD Pipeline	BGA	133	С	
512K x 18	GS88219AB-250I	S/DCD Pipeline	BGA	250		
512K x 18	GS88219AB-225I	S/DCD Pipeline	BGA	225		
512K x 18	GS88219AB-2001	S/DCD Pipeline	BGA	200	I	
512K x 18	GS88219AB-166I	S/DCD Pipeline	BGA	166		
512K x 18	GS88219AB-150I	S/DCD Pipeline	BGA	150		
512K x 18	GS88219AB-133I	S/DCD Pipeline	BGA	133		
256K x 36	GS88237AB-250I	S/DCD Pipeline	BGA	250	I	
256K x 36	GS88237AB-225I	S/DCD Pipeline	BGA	225		
256K x 36	GS88237AB-2001	S/DCD Pipeline	BGA	200		
256K x 36	GS88237AB-166I	S/DCD Pipeline	BGA	166		
256K x 36	GS88237AB-150I	S/DCD Pipeline	BGA	150		
256K x 36	GS88237AB-133I	S/DCD Pipeline	BGA	133		

Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS88219AB-150IB.

2. T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.

3. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.



9Mb Sync SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
88219A_r1		Creation of new datasheet