

**HYUNDAI**  
SEMICONDUCTOR

**HY6264**  
8K×8-Bit CMOS SRAM

M221201B-MAY92

T:46-23-12

**DESCRIPTION**

The HY6264 is a high speed, low power 8,192 words by 8-bit CMOS static RAM fabricated using high performance CMOS process technology. This high reliability process coupled with innovative circuit design techniques, yields maximum access time of 70ns.

The HY6264 has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 2.0 volt.


Using CMOS technology, supply voltages from 2.0 to 5.5 volts have little effect on supply current in data retention mode. Reducing the supply voltage to minimize current drain is unnecessary with the HY6264 family.

**FEATURES**


- High speed—70/85/100/120/150ns (max.)
- Low power consumption
  - 200 mW typical operating
  - 10 μW typical standby (L-version)
- Battery back up (L-version)
  - 2 volt data retention
- Fully static operation
  - No clock or refresh required
- All inputs and outputs directly TTL compatible
- Tri-state output
- High reliability 28-pin 600 mil P-DIP and 330 mil SOP

|                                | HY6264-70 | HY6264-85 | HY6264-100 | HY6264-120 | HY6264-150 |
|--------------------------------|-----------|-----------|------------|------------|------------|
| Maximum Access Time (ns)       | 70        | 85        | 100        | 120        | 150        |
| Maximum Operating Current (mA) | 70        | 70        | 70         | 70         | 70         |
| Maximum Standby Current (mA)   |           | 2         | 2          | 2          | 2          |
|                                | L         | 0.1       | 0.1        | 0.1        | 0.1        |

**BLOCK DIAGRAM**



**PIN CONNECTIONS**



**PIN NAMES**

|                                    |                   |
|------------------------------------|-------------------|
| A <sub>0</sub> -A <sub>12</sub>    | ADDRESS INPUT     |
| I/O <sub>0</sub> -I/O <sub>7</sub> | DATA INPUT/OUTPUT |
| CS <sub>1</sub>                    | CHIP SELECT ONE   |
| CS <sub>2</sub>                    | CHIP SELECT TWO   |
| WE                                 | WRITE ENABLE      |
| OE                                 | OUTPUT ENABLE     |
| V <sub>cc</sub>                    | POWER             |
| GND                                | GROUND            |

## HY6264 8,192×8-Bit CMOS SRAM

T-46-23-12

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

| SYMBOL   | PARAMETER                                 | RATING                     | UNIT |
|--|---|----------------------------|------|
| V <sub>DD</sub> , V <sub>IN</sub> , V <sub>I/O</sub> | Power Supply, Input, Input/Output Voltage | -0.5 <sup>(2)</sup> to 7.0 | V    |
| T <sub>BIAS</sub>                                    | Temperature Under Bias                    | -10 to 125                 | °C   |
| T <sub>STG</sub>                                     | Storage Temperature                       | -65 to 150                 | °C   |
| P <sub>D</sub>                                       | Power Dissipation                         | 1.0                        | W    |
| I <sub>OUT</sub>                                     | Data Output Current                       | 50                         | mA   |

## NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 3.5V for 20ns pulse.

## RECOMMENDED DC OPERATING CONDITIONS

(T<sub>A</sub>=0°C to 70°C)

| SYMBOL          | PARAMETER          | MIN. | TYP. | MAX. | UNIT |
|-----------------|--------------------|------|------|------|------|
| V <sub>CC</sub> | Supply Voltage     | 4.5  | 5.0  | 5.5  | V    |
| V <sub>IH</sub> | Input High Voltage | 2.2  | 3.5  | 6.0  | V    |
| V <sub>IL</sub> | Input Low Voltage  | -0.5 | 0    | 0.8  | V    |

## TRUTH TABLE

| MODE                         | $\overline{WE}$ | $\overline{CS}_1$ | $\overline{CS}_2$ | $\overline{OE}$ | I/O OPERATION    | V <sub>CC</sub> CURRENT            | NOTE          |
|------------------------------|-----------------|-------------------|-------------------|-----------------|------------------|------------------------------------|---------------|
| Not Selected<br>(Power Down) | X               | H                 | X                 | X               | High-Z           | I <sub>SB</sub> , I <sub>SB1</sub> |               |
|                              | X               | X                 | L                 | X               | High-Z           | I <sub>SB</sub> , I <sub>SB2</sub> |               |
| Output Disabled              | H               | L                 | H                 | H               | High-Z           | I <sub>CC</sub> , I <sub>CC1</sub> |               |
| Read                         | H               | L                 | H                 | L               | D <sub>OUT</sub> | I <sub>CC</sub> , I <sub>CC1</sub> |               |
| Write                        | L               | L                 | H                 | H               | D <sub>IN</sub>  | I <sub>CC</sub> , I <sub>CC1</sub> | Write Cycle 1 |
|                              | L               | L                 | H                 | L               | D <sub>IN</sub>  | I <sub>CC</sub> , I <sub>CC1</sub> | Write Cycle 2 |

## HY6264 8,192×8-Bit CMOS SRAM

T-46-23-12

## DC CHARACTERISTICS

(V<sub>CC</sub>=5V±10%, T<sub>A</sub>=0°C to 70°C)

| SYMBOL                          | PARAMETER                      | TEST CONDITIONS   | HY6264 |                     |      | UNIT |    |
|---------------------------------|--------------------------------|---|--------|---------------------|------|------|----|
|                                 |                                |   | MIN.   | TYP. <sup>(1)</sup> | MAX. |      |    |
| I <sub>LI</sub>                 | Input Leakage Current          | V <sub>IN</sub> =GND to V <sub>CC</sub>   | —      | —                   | 2    | μA   |    |
| I <sub>LO</sub>                 | Output Leakage Current         | $\overline{CS}_1 = V_{IH}$ , CS <sub>2</sub> =V <sub>IL</sub> or $\overline{OE} = V_{IH}$ ,<br>V <sub>I/O</sub> =GND to V <sub>CC</sub> | —      | —                   | 2    | μA   |    |
| I <sub>CC</sub>                 | Operating Power Supply Current | $\overline{CS}_1 = V_{IL}$ , CS <sub>2</sub> =V <sub>IH</sub> , I <sub>I/O</sub> =0mA   | —      | 30                  | 50   | mA   |    |
| I <sub>CC1</sub>                | Average Operating Current      | Min. Duty Cycle=100%,<br>CS <sub>1</sub> =V <sub>IL</sub> , CS <sub>2</sub> =V <sub>IH</sub>  | —      | 40                  | 70   | mA   |    |
| I <sub>SB</sub>                 | Standby Power Supply Current   | $\overline{CS}_1 = V_{IH}$ or CS <sub>2</sub> =V <sub>IL</sub>  | —      | 1                   | 3    | mA   |    |
| I <sub>SB1</sub> <sup>(2)</sup> |                                | $\overline{CS}_1 > V_{CC} - 0.2V$ ,<br>CS <sub>2</sub> ≤ 0.2V or ≥ V <sub>CC</sub> - 0.2V   | L      | —                   | 20   | 2000 | μA |
|                                 |                                | $\overline{CS}_1 < 0.2V$ or ≥ V <sub>CC</sub> - 0.2V,<br>CS <sub>2</sub> ≤ 0.2V   | L      | —                   | 2    | 100  | μA |
| I <sub>SB2</sub> <sup>(2)</sup> |                                | $\overline{CS}_1 < 0.2V$ or ≥ V <sub>CC</sub> - 0.2V,<br>CS <sub>2</sub> ≤ 0.2V   | L      | —                   | 20   | 2000 | μA |
| V <sub>OL</sub>                 | Output Low Voltage             | I <sub>OL</sub> =2.1mA  | —      | —                   | 0.4  | V    |    |
| V <sub>OH</sub>                 | Output High Voltage            | I <sub>OH</sub> =-1.0mA   | 2.4    | —                   | —    | V    |    |

## NOTES :

- Typical limits are at V<sub>CC</sub>=5.0V, T<sub>A</sub>=25°C and specified loading
- V<sub>IL</sub> min=-0.5V

## AC CHARACTERISTICS

(V<sub>CC</sub>=5V±10%, T<sub>A</sub>=0°C to 70°C)

## READ CYCLE

| SYMBOL            | PARAMETER                          | HY6264-70         |      | HY6264-85 |      | HY6264-10 |      | HY6264-12 |      | HY6264-15 |      | UNIT |    |
|-------------------|------------------------------------|-------------------|------|-----------|------|-----------|------|-----------|------|-----------|------|------|----|
|                   |                                    | MIN.              | MAX. | MIN.      | MAX. | MIN.      | MAX. | MIN.      | MAX. | MIN.      | MAX. |      |    |
| t <sub>RC</sub>   | Read Cycle Time                    | 70                | —    | 85        | —    | 100       | —    | 120       | —    | 150       | —    | ns   |    |
| t <sub>AA</sub>   | Address Access Time                | —                 | 70   | —         | 85   | —         | 100  | —         | 120  | —         | 150  | ns   |    |
| t <sub>ACS1</sub> | Chip Select Access Time            | $\overline{CS}_1$ | —    | 70        | —    | 85        | —    | 100       | —    | 120       | —    | 150  | ns |
|                   |                                    | CS <sub>2</sub>   | —    | 70        | —    | 85        | —    | 100       | —    | 120       | —    | 150  | ns |
| t <sub>OE</sub>   | Output Enable to Output Valid      | —                 | 45   | —         | 50   | —         | 55   | —         | 60   | —         | 70   | ns   |    |
| t <sub>CLZ1</sub> | Chip Select to Output in Low-Z     | $\overline{CS}_1$ | 10   | —         | 10   | —         | 10   | —         | 10   | —         | 15   | —    | ns |
|                   |                                    | CS <sub>2</sub>   | 10   | —         | 10   | —         | 10   | —         | 10   | —         | 15   | —    | ns |
| t <sub>OLZ</sub>  | Output Enable to Output in Low-Z   | 5                 | —    | 5         | —    | 5         | —    | 5         | —    | 5         | —    | ns   |    |
| t <sub>CHZ1</sub> | Chip Deselect to Output in High-Z  | $\overline{CS}_1$ | 0    | 30        | 0    | 35        | 0    | 35        | 0    | 40        | 0    | 50   | ns |
|                   |                                    | CS <sub>2</sub>   | 0    | 30        | 0    | 35        | 0    | 35        | 0    | 40        | 0    | 50   | ns |
| t <sub>OHZ</sub>  | Output Disable to Output in High-Z | 0                 | 30   | 0         | 35   | 0         | 35   | 0         | 40   | 0         | 50   | ns   |    |
| t <sub>OH</sub>   | Output Hold from Address Change    | 10                | —    | 10        | —    | 10        | —    | 10        | —    | 15        | —    | ns   |    |

**HY6264 8,192×8-Bit CMOS SRAM**

T-46-23-12

**WRITE CYCLE**


| SYMBOL           | PARAMETER                         | HY6264-70            |      | HY6264-85 |      | HY6264-10 |      | HY6264-12 |      | HY6264-15 |      | UNIT |    |
|------------------|-----------------------------------|----------------------|------|-----------|------|-----------|------|-----------|------|-----------|------|------|----|
|                  |                                   | MIN.                 | MAX. | MIN.      | MAX. | MIN.      | MAX. | MIN.      | MAX. | MIN.      | MAX. |      |    |
| t <sub>WC</sub>  | Write Cycle Time                  | 70                   | —    | 85        | —    | 100       | —    | 120       | —    | 150       | —    | ns   |    |
| t <sub>CSW</sub> | Chip Select to End of Write       | 55                   | —    | 60        | —    | 70        | —    | 85        | —    | 100       | —    | ns   |    |
| t <sub>AS</sub>  | Address Setup Time                | 0                    | —    | 0         | —    | 0         | —    | 0         | —    | 0         | —    | ns   |    |
| t <sub>AW</sub>  | Address Valid to End of Write     | 60                   | —    | 70        | —    | 80        | —    | 85        | —    | 100       | —    | ns   |    |
| t <sub>WP</sub>  | Write Pulse Width                 | 50                   | —    | 55        | —    | 60        | —    | 70        | —    | 90        | —    | ns   |    |
| t <sub>WR1</sub> | Write Recovery Time               | CS <sub>1</sub> , WE | 5    | —         | 5    | —         | 5    | —         | 10   | —         | 10   | —    | ns |
| t <sub>WR2</sub> |                                   | CS <sub>2</sub>      | 5    | —         | 10   | —         | 10   | —         | 15   | —         | 15   | —    | ns |
| t <sub>WHZ</sub> | Write to Output in High-Z         | 0                    | 30   | 0         | 35   | 0         | 35   | 0         | 40   | 0         | 50   | ns   |    |
| t <sub>DW</sub>  | Data to Write Time Overlap        | 30                   | —    | 35        | —    | 40        | —    | 50        | —    | 60        | —    | ns   |    |
| t <sub>DH</sub>  | Data Hold from Write Time         | 0                    | —    | 0         | —    | 0         | —    | 0         | —    | 0         | —    | ns   |    |
| t <sub>OHZ</sub> | Output Enable to Output in High-Z | 0                    | 30   | 0         | 35   | 0         | 35   | 0         | 40   | 0         | 50   | ns   |    |
| t <sub>OW</sub>  | Output Active from End of Write   | 5                    | —    | 5         | —    | 5         | —    | 5         | —    | 10        | —    | ns   |    |

**AC TEST CONDITIONS**

(T<sub>A</sub> = 0°C to 70°C)

|   |              |
|---|--------------|
| Input Pulse Level                       | 0.8V to 2.4V |
| Input Rise and Fall Time                | 5ns          |
| Input and Output Timing Reference Level | 1.5V         |

**OUTPUT LOAD**



NOTE :  
1. Including scope and the jig

**CAPACITANCE<sup>(1)</sup>**


(T<sub>A</sub> = 25°C, f = 1.0MHz)

| SYMBOL           | PARAMETER                | CONDITIONS            | MAX. | UNIT |
|------------------|--------------------------|-----------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance        | V <sub>IN</sub> = 0V  | 6    | pF   |
| C <sub>I/O</sub> | Input/Output Capacitance | V <sub>I/O</sub> = 0V | 8    | pF   |

NOTE :  
1. This parameter is sampled and not 100% tested.

**TIMING DIAGRAMS**


**READ CYCLE 1<sup>(1,2,4)</sup>**




HY6264 8,192×8-Bit CMOS SRAM

T-46-23-12


READ CYCLE 2<sup>(1,3,4,6)</sup>



READ CYCLE 3<sup>(1,4,7)</sup>



READ CYCLE 4<sup>(1,2)</sup>




NOTES :

1.  $\overline{WE}$  is high for read cycle.
2. Device is continuously selected  $\overline{CS1} = V_{IL}$  and  $CS2 = V_{IH}$ .
3. Addresses are valid prior to or coincident with  $\overline{CS1}$  transition low.
4.  $OE = V_{IL}$ .
5. Transition is measured  $\pm 500mV$  from steady state. This parameter is sampled and not 100% tested.
6.  $CS2$  is high.
7.  $CS1$  is low.

HY6264 8,192×8-Bit CMOS SRAM

T-46-23-12


WRITE CYCLE 1<sup>(1)</sup>



HY6264 8,192×8-Bit CMOS SRAM

T-46-23-12

WRITE CYCLE 2<sup>(1,6)</sup>



5

NOTES :

1.  $\overline{WE}$  must be high during address transitions.
2. A write occurs during the overlap ( $t_{WP}$ ) of low  $\overline{CS1}$ , high  $CS2$  and low  $\overline{WE}$ .
3.  $t_{WRT}$  is measured from the earlier of  $\overline{CS1}$  or  $\overline{WE}$  going high or  $CS2$  going low to the end of write cycle.
4. During this period, I/O pins are in output state so that the input signals of opposite phase to the output must not be applied.
5. If the  $\overline{CS1}$  low transition or the  $CS2$  high transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, outputs remain in a high impedance state.
6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
7.  $D_{OUT}$  is the same phase of write data of this write cycle.
8.  $D_{OUT}$  is the read data of next address.
9. If  $\overline{CS1}$  is low and  $CS2$  is high during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the output must not be applied to them.
10. Transition is measured  $\pm 500mV$  from steady state.
11.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or  $CS2$  going high to the end of write.

**HY6264 8,192×8-Bit CMOS SRAM**

T-46-23-12

**DATA RETENTION CHARACTERISTICS<sup>(1)</sup>**


( $T_A=0^\circ\text{C}$  to  $70^\circ\text{C}$ )

| SYMBOL      | PARAMETER                            | TEST CONDITIONS   | MIN.           | TYP. <sup>(2)</sup> | MAX. | UNIT          |
|-------------|--------------------------------------|---|----------------|---------------------|------|---------------|
| $V_{DR1}$   | Data Retention Supply                | $\overline{CS}_1 \geq V_{CC} - 0.2V$ , $CS_2 \geq V_{CC} - 0.2V$ or $CS_2 \leq 0.2V$  | 2.0            | -                   | -    | V             |
| $V_{DR2}$   | Voltage                              | $CS_2 \leq 0.2V$ , $\overline{CS}_1 \geq V_{CC} - 0.2V$ or $\overline{CS}_1 \leq 0.2V$  | 2.0            | -                   | -    | V             |
| $I_{CCDR1}$ | Data Retention Current               | $V_{CC}=3V$ , $V_{IN}=0V$ to $V_{CC}$<br>$\overline{CS}_1 \geq V_{CC} - 0.2V$ , $CS_2 \geq V_{CC} - 0.2V$ or $CS_2 \leq 0.2V$   | -              | 2                   | 50   | $\mu\text{A}$ |
| $I_{CCDR2}$ |                                      | $V_{CC}=3V$ , $V_{IN}=0V$ to $V_{CC}$<br>$CS_2 \leq 0.2V$ , $\overline{CS}_1 \geq V_{CC} - 0.2V$ or $\overline{CS}_1 \leq 0.2V$ | -              | 2                   | 50   | $\mu\text{A}$ |
| $t_{CDR}$   | Chip Deselect to Data Retention Time | See Data Retention Timing Diagram   | 0              | -                   | -    | ns            |
| $t_R$       | Operation Recovery Time              |   | $t_{RC}^{(3)}$ | -                   | -    | ns            |


NOTES :

1. These characteristics are guaranteed only for L-version
2.  $T_A = 25^\circ\text{C}$
3.  $t_{RC}$  = Read Cycle Time

**DATA RETENTION TIMING DIAGRAM 1 ( $\overline{CS}_1$  Controlled)**



**DATA RETENTION TIMING DIAGRAM 2 ( $\overline{CS}_2$  Controlled)**











HY6264 8,192×8-Bit CMOS SRAM

T-46-23-12

ELECTRICAL CHARACTERISTIC CURVES





( $V_{CC}=5V$ ,  $T_A=25^{\circ}C$ , unless otherwise noted)



5

**HY6264 8,192×8-Bit CMOS SRAM**

T-46-23-12




HY6264 8,192×8-Bit CMOS SRAM


T-46-23-12

PACKAGE INFORMATION

• 28 PIN PLASTIC DUAL IN LINE PACKAGE-600MIL



• 28 PIN SMALL OUTLINE PACKAGE-330MIL



5