Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs

HITACHI

ADE-205-280 (Z) 1st Edition April 1999

Description

The HD74LV574A has eight edge-triggered D-type flip-flops with three-state outputs in a 20-pin package. Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D inputs will be retained at the outputs until clock input returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

Features

- $V_{CC} = 2.0 \text{ V}$ to 5.5 V operation
- All inputs V_{IH} (Max.) = 5.5 V (@V_{CC} = 0 V to 5.5 V)
- All outputs V_0 (Max.) = 5.5 V (@V_{CC} = 0 V)
- Typical V_{OL} ground bounce < 0.8 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.3 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Output current $\pm 8 \text{ mA}$ (@V_{CC} = 3.0 V to 3.6 V), $\pm 16 \text{ mA}$ (@V_{CC} = 4.5 V to 5.5 V)



Function Table

Inputs

OE	CLK	D	Output Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	\downarrow	Х	Q ₀
Н	Х	Х	Z

Note: H: High level

L: Low level


X: Immaterial

Z: High impedance

- $\uparrow:\quad \text{Low to high transition}$
- \downarrow : High to low transition

Q₀: Output level before the indicated steady state input conditions were established

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V _{cc}	-0.5 to 7.0	V	
Input voltage range*1	V	-0.5 to 7.0	V	
Output voltage range*1,2	Vo	-0.5 to V _{cc} + 0.5	V	Output: H or L
		-0.5 to 7.0	-	V _{cc} : Z or V _{cc} : OFF
Input clamp current	I _{IK}	-20	mA	V ₁ < 0
Output clamp current	Ι _{οκ}	±50	mA	$V_{\rm o}$ < 0 or $V_{\rm o}$ > $V_{\rm cc}$
Continuous output current	I _o	±35	mA	V_{o} = 0 to V_{cc}
Continuous current through V_{cc} or GND	$I_{\rm CC}$ or $I_{\rm GND}$	±70	mA	
Maximum power dissipation at Ta = 25° C (in still air) ^{*3}	P _T	835	mW	SOP
		757	-	TSSOP
Storage temperature	Tstg	-65 to 150	°C	

Notes: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

- 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 2. This value is limited to 5.5 V maximum.


3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended	Operating	Conditions
-------------	-----------	------------

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V _{cc}	2.0	5.5	V	
Input voltage range	V	0	5.5	V	
Output voltage range	Vo	0	V _{cc}	V	H or L
		0	5.5		Output: Z
Output current	I _{OH}	_	-50	μA	$V_{cc} = 2.0 V$
		_	-2	mA	V_{cc} = 2.3 to 2.7 V
		_	-8		V_{cc} = 3.0 to 3.6 V
		_	-16		V_{cc} = 4.5 to 5.5 V
	I _{OL}	_	50	μA	$V_{cc} = 2.0 V$
		_	2	mA	V_{cc} = 2.3 to 2.7 V
		_	8		V_{cc} = 3.0 to 3.6 V
		_	16		V_{cc} = 4.5 to 5.5 V
Input transition rise or fall rate	$\Delta t / \Delta v$	0	200	ns/V	V_{cc} = 2.3 to 2.7 V
		0	100		V_{cc} = 3.0 to 3.6 V
		0	20		V_{cc} = 4.5 to 5.5 V
Operating free-air temperature	Та	-40	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



DC Electrical Characteristics

• Ta = -40 to $85^{\circ}C$

ltem	Symbol	V _{cc} (V)*	Min	Тур	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.0	1.5	_	_	V	
		2.3 to 2.7	$V_{CC} imes 0.7$	_	_		
		3.0 to 3.6	$V_{CC} imes 0.7$	_	_		
		4.5 to 5.5	$V_{CC} imes 0.7$	_	_		
	V _{IL}	2.0	_	_	0.5		
		2.3 to 2.7	_	_	$V_{CC} imes 0.3$		
		3.0 to 3.6	_	_	$V_{CC} imes 0.3$		
		4.5 to 5.5	_	_	$V_{CC} imes 0.3$		
Output voltage	V _{OH}	Min to Max	V _{cc} - 0.1	—	_	V	I _{OH} = -50 μA
		2.3	2.0	_	—		I _{OH} = -2 mA
		3.0	2.48	_	_		I _{OH} = -8 mA
		4.5	3.8	_	_		I _{OH} = -16 mA
	V _{OL}	Min to Max	_	—	0.1	_	I _{OL} = 50 μA
		2.3	_		0.4	_	$I_{OL} = 2 \text{ mA}$
		3.0	_	_	0.44		I _{OL} = 8 mA
		4.5	_	_	0.55		I _{OL} = 16 mA
Input current	I _{IN}	0 to 5.5	_	_	±1	μA	$V_1 = 5.5 \text{ V or GND}$
Off-state output current	I _{oz}	5.5	_	_	±5	μA	$V_0 = V_{CC}$ or GND
Quiescent supply current	I _{cc}	5.5	_	—	20	μΑ	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$
Output leakage current	I _{OFF}	0	_	_	5	μΑ	$V_{\rm I}$ or $V_{\rm O}$ = 0 V to 5.5 V
Input capacitance	C _{IN}	3.3	_	1.8	_	pF	$V_{I} = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

• $V_{CC} = 2.5 \pm 0.2 \text{ V}$

Ta = −40 to 85°C Ta = 25°C то FROM Max ltem Symbol Min Min Max Unit **Test Conditions** (Output) Тур (Input) Maximum fmax 60 100 50 MHz $C_{L} = 15 \text{ pF}$ ____ clock frequency $C_{L} = 50 \text{ pF}$ 50 85 ___ 40 Propa-9.6 16.6 1.0 20.0 $C_L = 15 \text{ pF}$ CLK Q ns t_{PLH} _ gation t_{PHL} delay time $C_{L} = 50 \text{ pF}$ 11.6 19.6 1.0 23.0 _ ŌE $C_L = 15 \text{ pF}$ Enable 9.2 16.1 1.0 19.0 ns Q t_{ZH} ____ time \mathbf{t}_{ZL} $C_L = 50 \text{ pF}$ ____ 10.9 19.0 1.0 22.0 ŌĒ Disable 6.5 12.8 1.0 15.0 ns $C_L = 15 \text{ pF}$ Q t_{HZ} ____ time t_{LZ} 17.5 $C_L = 50 \text{ pF}$ 8.4 1.0 20.0 — Data before CLK ↑ Setup time 5.5 5.5 t_{su} _ _ _____ ns 2.0 Data after CLK ↑ Hold time t_h 2.0 ns _ _ ____ Pulse t_w 7.0 7.0 CLK: H or L ___ ___ ____ ns width

Switching Characteristics (cont)

• $V_{CC} = 3.3 \pm 0.3 V$

		Ta =	25°C		Ta = –	40 to 85°C				
ltem	Symbol	Min	Тур	Max	Min	Max	Unit	Test Conditions	FROM (Input)	TO (Output)
Maximum clock frequency	fmax	80	145	—	65	_	MHz	C _L = 15 pF		
		55	120	_	45	_	-	C _L = 50 pF	-	
Propa- gation delay time	t _{PLH} t _{PHL}	_	6.8	13.2	1.0	15.5	ns	C _L = 15 pF	CLK	Q
		_	8.1	16.7	1.0	19.0	=	C _L = 50 pF	_	
Enable time	t _{zH} t _{zL}	_	6.4	12.8	1.0	15.0	ns	C _L = 15 pF	ŌĒ	Q
		_	7.7	16.3	1.0	18.5	=	C _L = 50 pF	_	
Disable time	t _{HZ} t _{LZ}	_	4.8	13.0	1.0	15.0	ns	C _L = 15 pF	ŌĒ	Q
		_	6.1	15.0	1.0	17.0	=	C _L = 50 pF	_	
Setup time	t _{su}	3.5	_	_	3.5	_	ns		Data befor	re CLK ↑
Hold time	t _h	1.5	_	_	1.5	_	ns		Data after	CLK ↑
Pulse width	t _w	5.0	_	_	5.0	—	ns		CLK: H or	L

Switching Characteristics (cont)

• $V_{CC} = 5.0 \pm 0.5 V$

		Ta =	25°C		Ta = –	40 to 85°C				
ltem	Symbol	Min	Тур	Max	Min	Max	Unit	Test Conditions	FROM (Input)	TO (Output)
Maximum clock frequency	fmax	130	205	—	110	_	MHz	C _L = 15 pF		
		85	175	_	75	_	-	C _L = 50 pF	_	
Propa- gation delay time	t _{PLH} t _{PHL}	_	4.8	8.6	1.0	10.0	ns	C _L = 15 pF	CLK	Q
		_	5.7	10.6	1.0	12.0	-	C _L = 50 pF	_	
Enable time	t _{zH} t _{zL}	_	4.6	9.0	1.0	10.5	ns	C _L = 15 pF	ŌĒ	Q
		_	5.5	11.0	1.0	12.5	-	C _L = 50 pF	_	
Disable time	t _{HZ} t _{LZ}	_	3.5	9.0	1.0	10.5	ns	C _L = 15 pF	ŌĒ	Q
		_	4.1	10.1	1.0	11.5	-	C _L = 50 pF	_	
Setup time	t _{su}	3.5	_	_	3.5	_	ns		Data befor	re CLK ↑
Hold time	t _h	1.5	_	_	1.5	_	ns		Data after	CLK ↑
Pulse width	t _w	5.0	_		5.0	_	ns		CLK: H or	L

Output-skew Characteristics

			Ta = 25	5°C		Ta = -4	0 to 85°C	
ltem	Symbol	V_{cc} (V)	Min	Тур	Max	Min	Max	Unit
Output skew	t _{sk (O)}	2.3 to 2.7	_	_	2.0	_	2.0	ns
		3.0 to 3.6		_	1.5	_	1.5	
		4.5 to 5.5			1.0		1.0	

Note: Skew between any outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

Operating Characteristics

• $C_L = 50 \text{ pF}$


			Ta = 25°	С			
ltem	Symbol	V _{cc} (V)	Min	Тур	Max	Unit	Test Conditions
Power dissipation capacitance	C _{PD}	3.3	—	20.4	_	pF	f = 10 MHz
		5.0	—	23.8	_		


Noise Characteristics

• $C_L = 50 \text{ pF}$

			Ta = 25°	°C			
ltem	Symbol	V _{cc} (V)	Min	Тур	Max	Unit	Test Conditions
Quiet output, maximum dynamic V _{oL}	V _{OL (P)}	3.3	_	0.7	0.8	V	
Quiet output, minimum dynamic V _{oL}	$V_{OL(V)}$	3.3	—	-0.6	-0.8		
Quiet output, minimum dynamic V _{он}	$V_{OH(V)}$	3.3	_	2.8	_		
High-level dynamic input voltage	$V_{\text{IH (D)}}$	3.3	2.31	_	_	V	
Low-level dynamic input voltage	$V_{\text{IL}(D)}$	3.3	—	—	0.99		


Test Circuit







- 2. Waveform-A is for an output with internal conditions such that the output is low except when disabled by the output control.
- 3. Waveform-B is for an output with internal conditions such that the output is high except when disabled by the output control.
- 4. The output is measured one at a time with one transition per measurement.

Package Dimensions







Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.



Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109 NorthAmerica URL http:semiconductor.hitachi.com/ http://www.hitachi-eu.com/hel/ecg Europe http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm http://www.hitachi.co.jp/Sicd/indx.htm Japan For further information write to: Hitachi Semiconductor Hitachi Europe GmbH Hitachi Asia Pte. Ltd. (America) Inc. Electronic components Group 16 Collyer Quay #20-00 179 East Tasman Drive, Dornacher Stra§e 3 Hitachi Tower San Jose,CA 95134 D-85622 Feldkirchen, Munich Singapore 049318 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Germany Tel: 535-2100 Tel: <49> (89) 9 9180-0 Fax: 535-1533 Fax: <49> (89) 9 29 30 00

 Fax: <49> (89) 9 29 30 00
 Hita

 Hitachi Europe Ltd.
 Hita

 Electronic Components Group.
 Taip

 Whitebrook Park
 3F,

 Lower Cookham Road
 Tun

 Maidenhead
 Tel:

 Berkshire SL6 8YA, United Kingdom
 Fax

 Tel: <44> (1628) 585000

 Fax: <44> (1628) 778322

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

HITACHI

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.