HN58C256A Series
HN58C257A Series

256k EEPROM (32-kword × 8-bit)
Ready/Busy and RES function (HN58C257A)

HITACHI

Description

The Hitachi HN58C256A and HN58C257A are electrically erasable and programmable ROMs organized as 32768-word × 8-bit. They have realized high speed low power consumption and high reliability by employing advanced MNOS memory technology and CMOS process and circuitry technology. They also have a 64-byte page programming function to make their write operations faster.

Features

- Single 5 V supply: 5 V ±10%
- Access time: 85 ns/100 ns (max)
- Power dissipation
    - Active: 20 mW/MHz, (typ)
    - Standby: 110 µW (max)
- On-chip latches: address, data, $\overline{CE}$, $\overline{OE}$, $\overline{WE}$
- Automatic byte write: 10 ms max
- Automatic page write (64 bytes): 10 ms max
- Ready/$\overline{Busy}$ (only the HN58C257A series)
- Data polling and Toggle bit
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10^5 erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Write protection by $\overline{RES}$ pin (only the HN58C257A series)
- Industrial versions (Temperatur range: – 20 to 85˚C and – 40 to 85˚C) are also available.

Hitachi
semiconductor

HN58C256A Series, HN58C257A Series

Ordering Information

Type No.	Access time	Package
HN58C256AP-85	85 ns	600 mil 28-pin plastic DIP (DP-28)
HN58C256AP-10	100 ns	
HN58C256AFP-85	85 ns	400 mil 28-pin plastic SOP (FP-28D)
HN58C256AFP-10	100 ns	
HN58C256AT-85	85 ns	28-pin plastic TSOP (TFP-28DB)
HN58C256AT-10	100 ns	
HN58C257AT-85	85 ns	8×14 mm^2 32-pin plastic TSOP (TFP-32DA)
HN58C257AT-10	100 ns	

Pin Arrangement

HN58C256AP/AFP Series

A14	1	28	V_{CC}
A12	2	27	$\overline{WE}$
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	$\overline{OE}$
A2	8	21	A10
A1	9	20	$\overline{CE}$
A0	10	19	I/O7
I/O0	11	18	I/O6
I/O1	12	17	I/O5
I/O2	13	16	I/O4
V_{SS}	14	15	I/O3

(Top view)

HN58C256AT Series

A2	15	14	A3
A1	16	13	A4
A0	17	12	A5
I/O0	18	11	A6
I/O1	19	10	A7
I/O2	20	9	A12
V_{SS}	21	8	A14
I/O3	22	7	V_{CC}
I/O4	23	6	$\overline{WE}$
I/O5	24	5	A13
I/O6	25	4	A8
I/O7	26	3	A9
$\overline{CE}$	27	2	A11
A10	28	1	$\overline{OE}$

(Top view)

HN58C257AT Series

A2	17	16	A3
A1	18	15	A4
A0	19	14	A5
NC	20	13	A6
I/O0	21	12	A7
I/O1	22	11	A12
I/O2	23	10	A14
V_{SS}	24	9	$\overline{RDY/Busy}$
I/O3	25	8	V_{CC}
I/O4	26	7	$\overline{RES}$
I/O5	27	6	$\overline{WE}$
I/O6	28	5	A13
I/O7	29	4	A8
NC	30	3	A9
$\overline{CE}$	31	2	A11
A10	32	1	$\overline{OE}$

(Top view)

HITACHI

Pin Description

Pin name	Function
A0 to A14	Address input
I/O0 to I/O7	Data input/output
$\overline{OE}$	Output enable
$\overline{CE}$	Chip enable
$\overline{WE}$	Write enable
V_{CC}	Power supply
V_{SS}	Ground
RDY/$\overline{Busy}$*1	Ready busy
$\overline{RES}$*1	Reset
NC	No connection

Note: 1. This function is supported by only the HN58C257A series.

Block Diagram

Note: This function is supported by only the HN58C257A series.

Operation Table

Operation	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{RES}$[3]	RDY/$\overline{Busy}$[3]	I/O
Read	V_{IL}	V_{IL}	V_{IH}	V_H[1]	High-Z	Dout
Standby	V_{IH}	$\times$[2]	$\times$	$\times$	High-Z	High-Z
Write	V_{IL}	V_{IH}	V_{IL}	V_H	High-Z to V_{OL}	Din
Deselect	V_{IL}	V_{IH}	V_{IH}	V_H	High-Z	High-Z
Write inhibit	$\times$	$\times$	V_{IH}	$\times$	—	—
	$\times$	V_{IL}	$\times$	$\times$	—	—
$\overline{Data}$ polling	V_{IL}	V_{IL}	V_{IH}	V_H	V_{OL}	Dout (I/O7)
Program reset	$\times$	$\times$	$\times$	V_{IL}	High-Z	High-Z

Notes: 1. Refer to the recommended DC operating condition.

2. $\times$: Don't care

3. This function is supported by only the HN58C257A series.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage rerative to V_{SS}	V_{CC}	−0.6 to +7.0	V
Input voltage rerative to V_{SS}	Vin	−0.5[1] to +7.0[3]	V
Operationg temperature range[2]	Topr	0 to +70	°C
Storage temperature range	Tstg	−55 to +125	°C

Notes: 1. Vin min = −3.0 V for pulse width $\leq$ 50 ns

2. Including electrical characteristics and data retention

3. Should not exceed V_{CC} + 1 V.

HITACHI

Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input voltage	V_{IL}	-0.3[*1]	—	0.8	V
	V_{IH}	2.2	—	$V_{CC} + 0.3$[*2]	V
	V_H[*3]	$V_{CC} - 0.5$	—	$V_{CC} + 1.0$	V
Operating temperature	Topr	0	—	70	°C

Notes: 1. V_{IL} min: -1.0 V for pulse width $\leq$ 50 ns.

2. V_{IH} max: $V_{CC} + 1.0$ V for pulse width $\leq$ 50 ns.

3. This function is supported by only the HN58C257A series.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5.0 V$\pm$10%)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	I_{LI}	—	—	2[*1]	µA	V_{CC} = 5.5 V, Vin = 5.5 V
Output leakage current	I_{LO}	—	—	2	µA	V_{CC} = 5.5 V, Vout = 5.5/0.4 V
Standby V_{CC} current	I_{CC1}	—	—	20	µA	$\overline{CE}$ = V_{CC}
	I_{CC2}	—	—	1	mA	$\overline{CE}$ = V_{IH}
Operating V_{CC} current	I_{CC3}	—	—	12	mA	Iout = 0 mA, Duty = 100%, Cycle = 1 µs at V_{CC} = 5.5 V
		—	—	30	mA	Iout = 0 mA, Duty = 100%, Cycle = 85 ns at V_{CC} = 5.5 V
Output low voltage	V_{OL}	—	—	0.4	V	I_{OL} = 2.1 mA
Output high voltage	V_{OH}	2.4	—	—	V	I_{OH} = -400 µA

Note: 1. I_{LI} on $\overline{RES}$ = 100 µA max (only the HN58C257A series)

Capacitance (Ta = +25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance[*1]	Cin	—	—	6	pF	Vin = 0 V
Output capacitance[*1]	Cout	—	—	12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

HITACHI

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V±10%)

Test Conditions

- Input pulse levels: 0.4 V to 3.0 V
  0 V to V_{CC} ($\overline{RES}$ pin[*2])
- Input rise and fall time: ≤ 5 ns
- Input timing reference levels: 0.8, 2.0 V
- Output load: 1TTL Gate +100 pF
- Output reference levels: 1.5 V, 1.5 V

Read Cycle

| Parameter | Symbol | HN58C256A/HN58C257A | | | | Unit | Test conditions |
| | | -85 | | -10 | | | |
		Min	Max	Min	Max		
Address to output delay	t_{ACC}	—	85	—	100	ns	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$
$\overline{CE}$ to output delay	t_{CE}	—	85	—	100	ns	$\overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$
$\overline{OE}$ to output delay	t_{OE}	10	40	10	50	ns	$\overline{CE} = V_{IL}$, $\overline{WE} = V_{IH}$
Address to output hold	t_{OH}	0	—	0	—	ns	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$
$\overline{OE}$ ($\overline{CE}$) high to output float[*1]	t_{DF}	0	40	0	40	ns	$\overline{CE} = V_{IL}$, $\overline{WE} = V_{IH}$
$\overline{RES}$ low to output float[*1, 2]	t_{DFR}	0	350	0	350	ns	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$
$\overline{RES}$ to output delay[*2]	t_{RR}	0	450	0	450	ns	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$

HITACHI

Write Cycle

Parameter	Symbol	Min[3]	Typ	Max	Unit	Test conditions
Address setup time	t_{AS}	0	—	—	ns	
Address hold time	t_{AH}	50	—	—	ns	
$\overline{CE}$ to write setup time ($\overline{WE}$ controlled)	t_{CS}	0	—	—	ns	
$\overline{CE}$ hold time ($\overline{WE}$ controlled)	t_{CH}	0	—	—	ns	
$\overline{WE}$ to write setup time ($\overline{CE}$ controlled)	t_{WS}	0	—	—	ns	
$\overline{WE}$ hold time ($\overline{CE}$ controlled)	t_{WH}	0	—	—	ns	
$\overline{OE}$ to write setup time	t_{OES}	0	—	—	ns	
$\overline{OE}$ hold time	t_{OEH}	0	—	—	ns	
Data setup time	t_{DS}	50	—	—	ns	
Data hold time	t_{DH}	0	—	—	ns	
$\overline{WE}$ pulse width ($\overline{WE}$ controlled)	t_{WP}	100	—	—	ns	
$\overline{CE}$ pulse width ($\overline{CE}$ controlled)	t_{CW}	100	—	—	ns	
Data latch time	t_{DL}	50	—	—	ns	
Byte load cycle	t_{BLC}	0.2	—	30	μs	
Byte load window	t_{BL}	100	—	—	μs	
Write cycle time	t_{WC}	—	—	10[4]	ms	
Time to device busy	t_{DB}	120	—	—	ns	
Write start time	t_{DW}	0[5]	—	—	ns	
Reset protect time[2]	t_{RP}	100	—	—	μs	
Reset high time[2, 6]	t_{RES}	1	—	—	μs	

Notes: 1. t_{DF} and t_{DFR} are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

2. This function is supported by only the HN58C257A series.

3. Use this device in longer cycle than this value.

4. t_{WC} must be longer than this value unless polling techniques or RDY/$\overline{Busy}$ (only the HN58C257A series) are used. This device automatically completes the internal write operation within this value.

5. Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/$\overline{Busy}$ (only the HN58C257A series) are used.

6. This parameter is sampled and not 100% tested.

7. A6 through A14 are page address and these addresses are latched at the first falling edge of $\overline{WE}$.

8. A6 through A14 are page address and these addresses are latched at the first falling edge of $\overline{CE}$.

9. See AC read characteristics.

HITACHI

Read Timing Waveform

Byte Write Timing Waveform (1) ($\overline{\text{WE}}$ Controlled)

Byte Write Timing Waveform (2) ($\overline{CE}$ Controlled)

HITACHI

Page Write Timing Waveform (1) ($\overline{\text{WE}}$ Controlled)

**Page Write Timing Waveform (2)** ($\overline{\text{CE}}$ Controlled)

Data Polling Timing Waveform

Toggle bit

This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.

Toggle bit Waveform

Notes: 1. I/O6 beginning state is "1".
      2. I/O6 ending state will vary.
      3. See AC read characteristics.
      4. Any address location can be used, but the address must be fixed.

HITACHI

14

Software Data Protection Timing Waveform (1) (in protection mode)

Address	5555	2AAA	5555	Write address
Data	AA	55	A0	Write data

Software Data Protection Timing Waveform (2) (in non-protection mode)

Address	5555	2AAA	5555	5555	2AAA	5555
Data	AA	55	80	AA	55	20

HITACHI

Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 µs from the preceding falling edge of $\overline{WE}$ or $\overline{CE}$. When $\overline{CE}$ or $\overline{WE}$ is high for 100 µs after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

$\overline{\text{Data}}$ Polling

$\overline{\text{Data}}$ polling indicates the status that the EEPROM is in a write cycle or not. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/$\overline{\text{Busy}}$ Signal (only the HN58C257A series)

RDY/$\overline{\text{Busy}}$ signal also allows status of the EEPROM to be determined. The RDY/$\overline{\text{Busy}}$ signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/$\overline{\text{Busy}}$ signal changes state to high impedance.

$\overline{\text{RES}}$ Signal (only the HN58C257A series)

When $\overline{RES}$ is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping $\overline{RES}$ low when V_{CC} is switched. $\overline{RES}$ should be high during read and programming because it doesn't provide a latch function.

$\overline{\text{WE}}$, $\overline{\text{CE}}$ Pin Operation

During a write cycle, addresses are latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, and data is latched by the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$.

Write/Erase Endurance and Data Retention Time

The endurance is 10^5 cycles in case of the page programming and 10^4 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.

Data Protection

1. Data Protection against Noise on Control Pins ($\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.

To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less.

Be careful not to allow noise of a width of more than 20 ns on the control pins.

2. Data Protection at V_{CC} On/Off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.

Note: The EEPROM shoud be kept in unprogrammable state during V_{CC} on/off by using CPU RESET signal.

(1) Protection by $\overline{CE}$, $\overline{OE}$, $\overline{WE}$

To realize the unprogrammable state, the input level of control pins must be held as shown in the table below.

$\overline{CE}$	V_{CC}	×	×
$\overline{OE}$	×	V_{SS}	×
$\overline{WE}$	×	×	V_{CC}

×: Don't care.

V_{CC}: Pull-up to V_{CC} level.

V_{SS}: Pull-down to V_{SS} level.

HITACHI

(2) Protection by $\overline{\text{RES}}$ (only the HN58C257A series)

The unprogrammable state can be realized by that the CPU's reset signal inputs directly to the EEPROM's $\overline{\text{RES}}$ pin. $\overline{\text{RES}}$ should be kept V_{SS} level during V_{CC} on/off.

The EEPROM breaks off programming operation when $\overline{\text{RES}}$ becomes low, programming operation doesn't finish correctly in case that $\overline{\text{RES}}$ falls low during programming operation. $\overline{\text{RES}}$ should be kept high for 10 ms after the last data input.

3. Software data protection

To prevent unintentional programming, this device has the software data protection (SDP) mode. The SDP is enabled by inputting the following 3 bytes code and write data. SDP is not enabled if only the 3 bytes code is input. To program data in the SDP enable mode, 3 bytes code must be input before write data.

```
            Address         Data

             5555            AA
              ↓              ↓
             2AAA            55
              ↓              ↓
             5555            A0
              ↓              ↓
       Write address   Write data } Normal data input
```

The SDP mode is disabled by inputting the following 6 bytes code. Note that, if data is input in the SDP disable cycle, data can not be written.

```
            Address         Data

             5555            AA
              ↓              ↓
             2AAA            55
              ↓              ↓
             5555            80
              ↓              ↓
             5555            AA
              ↓              ↓
             2AAA            55
              ↓              ↓
             5555            20
```

The software data protection is not enabled at the shipment.

Note: There are some differences between Hitachi's and other company's for enable/disable sequence of software data protection. If there are any questions , please contact with Hitachi sales offices.

HITACHI

Package Dimensions

HN58C256AP Series (DP-28)

Unit: mm

Hitachi Code	DP-28
JEDEC	—
EIAJ	Conforms
Weight (reference value)	4.6 g

HITACHI

21

Package Dimensions (cont.)

HN58C256AFP Series (FP-28D)

Unit: mm

Hitachi Code	FP-28D
JEDEC	Conforms
EIAJ	—
Weight (reference value)	0.7 g

18.3
18.8 Max
28
15
8.4
1
14
1.12 Max
2.50 Max
1.27
0.15
0.20 ± 0.10
0.40 ± 0.08
0.38 ± 0.06
0.20 Ⓜ
0.17 ± 0.05
0.15 ± 0.04
11.8 ± 0.3
1.7
0° – 8°
1.0 ± 0.2

Dimension including the plating thickness
Base material dimension

HITACHI

Package Dimensions (cont.)

HN58C256AT Series (TFP-28DB)

Unit: mm

Hitachi Code	TFP-28DB
JEDEC	—
EIAJ	—
Weight (reference value)	0.23 g

Dimension including the plating thickness
Base material dimension

Package Dimensions (cont.)

HN58C257AT Series (TFP-32DA)

Unit: mm

Hitachi Code	TFP-32DA
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	0.26 g

Dimension including the plating thickness
Base material dimension

HITACHI

HITACHI