4M High Speed SRAM (512-kword × 8-bit)

HITACHI

ADE-203-750D (Z) Rev. 1.0 Sep. 15, 1998

Description

The HM62W8511H is a 4-Mbit high speed static RAM organized 512-kword \times 8-bit. It has realized high speed access time by employing CMOS process (4-transistor + 2-poly resistor memory cell) and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. The HM62W8511H is packaged in 400-mil 36-pin SOJ for high density surface mounting.

Features


- Single supply: $3.3 \text{ V} \pm 0.3 \text{ V}$
- Access time 12/15 ns (max)
- Completely static memory
 - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
 - All inputs and outputs
- Operating current: 150/130 mA (max)
- TTL standby current: 60/50 mA (max)
- CMOS standby current: 5 mA (max)
 - : 1 mA (max) (L-version)
- Data retension current: 0.6 mA (max) (L-version)
- Data retension voltage: 2 V (min) (L-version)
- Center V_{CC} and V_{SS} type pinout



Ordering Information

| Type No. Access time | | Package | | | |
|----------------------|-------|-------------------------------------|--|--|--|
| HM62W8511HJP-12 | 12 ns | 400-mil 36-pin plastic SOJ (CP-36D) | | | |
| HM62W8511HJP-15 | 15 ns | | | | |
| HM62W8511HLJP-12 | 12 ns | | | | |
| HM62W8511HLJP-15 | 15 ns | | | | |


Pin Arrangement



Pin Description

| Pin name | Function |
|-----------------|-------------------|
| A0 to A18 | Address input |
| I/O1 to I/O8 | Data input/output |
| CS | Chip select |
| ŌĒ | Output enable |
| WE | Write enable |
| V _{cc} | Power supply |
| V _{SS} | Ground |
| NC | No connection |

Block Diagram



Operation Table

| CS | OE | WE | Mode | V _{cc} current | I/O | Ref. cycle |
|----|----|----|----------------|------------------------------------|--------|-----------------------|
| Н | × | × | Standby | I _{SB} , I _{SB1} | High-Z | _ |
| L | Н | Н | Output disable | I _{cc} | High-Z | _ |
| L | L | Н | Read | I _{cc} | Dout | Read cycle (1) to (3) |
| L | Н | L | Write | I _{cc} | Din | Write cycle (1) |
| L | L | L | Write | I _{cc} | Din | Write cycle (2) |

Note: x: H or L

Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit | |
|--|-----------------|----------------------------------|------|--|
| Supply voltage relative to V _{SS} | V _{cc} | -0.5 to +4.6 | V | |
| Voltage on any pin relative to V _{ss} | V _T | -0.5^{*1} to $V_{CC}+0.5^{*2}$ | V | |
| Power dissipation | P _T | 1.0 | W | |
| Operating temperature | Topr | 0 to +70 | °C | |
| Storage temperature | Tstg | -55 to +125 | °C | |
| Storage temperature under bias | Tbias | -10 to +85 | °C | |

Notes: 1. V_T (min) = -2.0 V for pulse width (under shoot) \leq 8 ns

2. V_T (max) = V_{CC} +2.0 V for pulse width (over shoot) ≤ 8 ns

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

| Parameter | Symbol | Min | Тур | Max | Unit |
|----------------|--------------------|--------------------|-------------|-------------------------|------|
| Supply voltage | V _{CC} *3 | 3.0 | 3.3 | 3.6 | V |
| | V _{SS} *4 | 0 | 0 | 0 | V |
| Input voltage | V _{IH} | 2.2 | | V _{cc} + 0.5*2 | V |
| | V _{IL} | -0.5* ¹ | | 0.8 | V |

Notes: 1. V_{IL} (min) = -2.0 V for pulse width (under shoot) ≤ 8 ns

- 2. V_{IH} (max) = V_{CC} +2.0 V for pulse width (over shoot) \leq 8 ns
- 3. The supply voltage with all $V_{\rm cc}$ pins must be on the same level.
- 4. The supply voltage with all $V_{\rm SS}$ pins must be on the same level.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 3.3 V \pm 0.3 V, V_{SS} = 0V)

| Parameter | | Symbol | Min | Typ*' | Max | Unit | Test conditions |
|---------------------------------|-------------|--------------------|------------|--------|-------|------|--|
| Input leakage current | | II _{LI} I | _ | _ | 2 | μΑ | $Vin = V_{SS} to V_{CC}$ |
| Output leakage current | | II _{LO} I | _ | _ | 2 | μΑ | Vin = V _{ss} to V _{cc} |
| Operation power supply current | 12 ns cycle | I _{cc} | | | 150 | mA | |
| | 15 ns cycle | I _{cc} | _ | | 130 | | |
| Standby power supply current | 12 ns cycle | I _{SB} | | | 60 | mA | $\frac{\text{Min cycle}}{\text{CS}} = \text{V}_{\text{IH}},$ $\text{Other inputs} = \text{V}_{\text{IH}}/\text{V}_{\text{IL}}$ |
| | 15 ns cycle | I _{SB} | _ | | 50 | | |
| | | I _{SB1} | _ | 0.05 | 5 | mA | $ f = 0 \text{ MHz} \\ V_{CC} \ge \overline{CS} \ge V_{CC} - 0.2 \text{ V}, \\ (1) \ 0 \ V \le Vin \le 0.2 \text{ V or} \\ (2) \ V_{CC} \ge Vin \ge V_{CC} - 0.2 \text{ V} $ |
| | | | * 2 | 0.05*2 | 1.0*2 | _ | |
| Output voltage | | V _{OL} | _ | _ | 0.4 | V | I _{OL} = 8 mA |
| | | V _{OH} | 2.4 | _ | | V | $I_{OH} = -4 \text{ mA}$ |

Notes: 1. Typical values are at V_{CC} = 3.3 V, Ta = +25°C and not guaranteed.

2. This characteristics is guaranteed only for L-version.

Capacitance (Ta = +25°C, f = 1.0 MHz)

| Parameter | Symbol | Min | Тур | Max | Unit | Test conditions |
|----------------------------|------------------|-----|-----|-----|------|------------------------|
| Input capacitance*1 | Cin | _ | _ | 6 | pF | Vin = 0 V |
| Input/output capacitance*1 | C _{I/O} | _ | | 8 | pF | V _{I/O} = 0 V |

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 3.3 V \pm 0.3 V, unless otherwise noted.)


Test Conditions

• Input pulse levels: 3.0 V/0.0 V

• Input rise and fall time: 3 ns

• Input and output timing reference levels: 1.5 V

• Output load: See figures (Including scope and jig)



Read Cycle

| | | HM62 | W8511H | | | | |
|------------------------------------|------------------|------|--------|-----|-----|------|-------|
| | | -12 | | -15 | | | |
| Parameter | Symbol | Min | Max | Min | Max | Unit | Notes |
| Read cycle time | t _{RC} | 12 | _ | 15 | _ | ns | |
| Address access time | t _{AA} | _ | 12 | _ | 15 | ns | |
| Chip select access time | t _{ACS} | _ | 12 | _ | 15 | ns | |
| Output enable to outpput valid | t _{OE} | _ | 6 | _ | 7 | ns | |
| Output hold from address change | t _{OH} | 3 | | 3 | | ns | |
| Chip select to output in low-Z | t _{CLZ} | 3 | _ | 3 | _ | ns | 1 |
| Output enable to output in low-Z | t _{OLZ} | 0 | | 0 | | ns | 1 |
| Chip deselect to output in high-Z | t _{CHZ} | _ | 6 | _ | 7 | ns | 1 |
| Output disable to output in high-Z | t _{OHZ} | _ | 6 | _ | 7 | ns | 1 |

Write Cycle

| | ACO. | MOE. | 4411 |
|----|------|--------|------|
| нι | 162V | V X วา | 116 |


| | | -12 | | -15 | | _ | |
|------------------------------------|------------------|-----|-------------|---------|---|------|-------|
| Parameter | Symbol | Min | Max | Max Min | | Unit | Notes |
| Write cycle time | t _{wc} | 12 | _ | 15 | _ | ns | |
| Address valid to end of write | t _{AW} | 8 | _ | 10 | _ | ns | |
| Chip select to end of write | t _{cw} | 8 | | 10 | | ns | 9 |
| Write pulse width | t _{WP} | 8 | | 10 | | ns | 8 |
| Address setup time | t _{AS} | 0 | _ | 0 | _ | ns | 6 |
| Write recovery time | t _{wR} | 0 | | 0 | | ns | 7 |
| Data to write time overlap | t _{DW} | 6 | | 7 | | ns | |
| Data hold from write time | t _{DH} | 0 | _ | 0 | _ | ns | |
| Write disable to output in low-Z | t _{ow} | 3 | | 3 | | ns | 1 |
| Output disable to output in high-Z | t _{OHZ} | _ | 6 | _ | 7 | ns | 1 |
| Write enable to output in high-Z | t _{wHZ} | _ | 6 | _ | 7 | ns | 1 |

Note:


- 1. Transition is measured ±200 mV from steady voltage with Load (B). This parameter is sampled and not 100% tested.
- 2. Address should be valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 3. WE and/or CS must be high during address transition time.
- 4. if $\overline{\text{CS}}$ and $\overline{\text{OE}}$ are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
- 5. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, output remains a high impedance state.
- 6. t_{AS} is measured from the latest address transition to the later of \overline{CS} or \overline{WE} going low.
- 7. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the first address transition.
- 8. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
- 9. t_{cw} is measured from the later of \overline{CS} going low to the the end of write.

Timing Waveforms


Read Timing Waveform (1) $(\overline{WE}=V_{IH})$




Read Timing Waveform (2) $(\overline{WE}=V_{IH},\overline{CS}=V_{IL},\overline{OE}=V_{IL})$




Read Timing Waveform (3) $(\overline{WE}=V_{IH},\overline{CS}=V_{IL},\overline{OE}=V_{IL})^{*2}$



Write Timing Waveform (1) (WE Controlled)



Write Timing Waveform (2) (\overline{CS} Controlled)




Low V_{CC} **Data Retention Characteristics** ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

This characteristics is guaranteed only for L-version.

| Parameter | Symbol | Min | Typ*1 | Max | Unit | Test conditions |
|--------------------------------------|-------------------|-----|-------|-----|------|--|
| V _{cc} for data retention | V_{DR} | 2.0 | _ | _ | V | $V_{CC} \ge \overline{CS} \ge V_{CC} - 0.2 \text{ V}$ (1) $0 \text{ V} \le \text{Vin} \le 0.2 \text{ V}$ or (2) $V_{CC} \ge \text{Vin} \ge V_{CC} - 0.2 \text{ V}$ |
| Data retention current | I _{CCDR} | | 40 | 600 | μΑ | $V_{cc} = 3 \text{ V}, V_{cc} \ge \overline{CS} \ge V_{cc} - 0.2 \text{ V}$ (1) $0 \text{ V} \le V \text{in} \le 0.2 \text{ V}$ or (2) $V_{cc} \ge V \text{in} \ge V_{cc} - 0.2 \text{ V}$ |
| Chip deselect to data retention time | t _{CDR} | 0 | _ | _ | ns | See retention waveform |
| Operation recovery time | t _R | 5 | _ | _ | ms | _ |


Note: 1. Typical values are at $V_{cc} = 3.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$, and not guaranteed.

Low \boldsymbol{V}_{CC} Data Retention Timing Waveform



Package Dimensions

HM62W8511HJP/HLJP Series (CP-36D)



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

IITACHI

Hitachi, Ltd.

Semiconductor & IC Div.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica : http:semiconductor.hitachi.com/ http://www.hitachi-eu.com/hel/ecg Europe

http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 2000 Sierra Point Parkway Brisbane, CA 94005-1897 Tel: <1> (800) 285-1601 Fax: <1> (303) 297-0447

Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park

Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000

Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167 Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281

Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.