HD6305Y0, HD63A05Y0, HD63B05Y0
CMOS MCU (Microcomputer Unit)

HD6305Y0 is a CMOS 8-bit single-chip microcomputer which includes a CPU upward compatible with the HD6305X0. On the chip of the HD6305Y0, 7872 byte ROM, 256 byte RAM, 55 I/O terminals, two timers and a serial communication interface (SCI) are built in. And three low power dissipation modes (stop, wait and standby) support the low power operating. Instruction set is upward compatible with the HD6805 family.

■ HARDWARE FEATURES

- 8-bit based MCU
- 7872 bytes of ROM
- 256 bytes of RAM
- A total of 55 terminals, including 32 I/O's, 7 inputs and 16 outputs
- Two timers
  - 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
  - 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes
  - Wait . . . . In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operatable.
  - Stop . . . . In this mode, the clock stops but the RAM data, I/O status and registers are held.
  - Standby . . In this mode, the clock stops, the RAM data is held, and the other internal condition is reset.
- Minimum instruction cycle time
  - HD6305Y0 . . . . 1 μs (f = 1 MHz)
  - HD63A05Y0 . . . . 0.67 μs (f = 1.5 MHz)
  - HD63B05Y0 . . . . 0.5 μs (f = 2 MHz)
- Wide operating range
  V_{CC} = 3 to 6V (f = 0.1 to 0.5 MHz)
  - HD6305Y0 . . . . f = 0.1 to 1 MHz (V_{CC} = 5V ± 10%)
  - HD63A05Y0 . . . . f = 0.1 to 1.5 MHz (V_{CC} = 5V ± 10%)
  - HD63B05Y0 . . . . f = 0.1 to 2 MHz (V_{CC} = 5V ± 10%)

■ SOFTWARE FEATURES
- Similar to HD6800
- Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for 192 byte RAM bits within page 0 and all I/O terminals)
- A variety of interrupt operations
- Index addressing mode useful for table processing
- A variety of conditional branch instructions
- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set

HD6305Y0P, HD63A05Y0P, HD63B05Y0P

(DP-64S)

HD6305Y0F, HD63A05Y0F, HD63B05Y0F

(FP-64)

## ■ PROGRAM DEVELOPMENT SUPPORT TOOLS
- Cross assembler software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles

■ PIN ARRANGEMENT

● HD6305Y0P, HD63A05Y0P, HD63B05Y0P

Pin	Signal		Pin	Signal
1	V_{SS}		64	G_0
2	$\overline{RES}$		63	G_1
3	$\overline{INT}$		62	G_2
4	$\overline{STBY}$		61	G_3
5	XTAL		60	G_4
6	EXTAL		59	G_5
7	NUM		58	G_6
8	TIMER		57	G_7
9	A_7		56	F_7
10	A_6		55	F_6
11	A_5		54	F_5
12	A_4		53	F_4
13	A_3		52	F_3
14	A_2		51	F_2
15	A_1		50	F_1
16	A_0		49	F_0
17	B_7		48	E_7
18	B_6		47	E_6
19	B_5		46	E_5
20	B_4		45	E_4
21	B_3		44	E_3
22	B_2		43	E_2
23	B_1		42	E_1
24	B_0		41	E_0
25	C_7/Tx		40	D_7
26	C_6/Rx		39	$D_6/\overline{INT_2}$
27	$C_5/\overline{CK}$		38	D_5
28	C_4		37	D_4
29	C_3		36	D_3
30	C_2		35	D_2
31	C_1		34	D_1
32	C_0		33	V_{CC}

(Top View)

● HD6305Y0F, HD63A05Y0F, HD63B05Y0F

Top edge pins (64–52): NUM(64), EXTAL(63), XTAL(62), $\overline{STBY}$(61), $\overline{INT}$(60), $\overline{RES}$(59), V_{SS}(58), G_0(57), G_1(56), G_2(55), G_3(54), G_4(53), G_5(52)

Left edge pins:
Pin	Signal
1	TIMER
2	A_7
3	A_6
4	A_5
5	A_4
6	A_3
7	A_2
8	A_1
9	A_0
10	B_7
11	B_6
12	B_5
13	B_4
14	B_3
15	B_2
16	B_1
17	B_0
18	C_7/Tx
19	C_6/Rx

Right edge pins:
Pin	Signal
51	G_6
50	G_7
49	F_7
48	F_6
47	F_5
46	F_4
45	F_3
44	F_2
43	F_1
42	F_0
41	E_7
40	E_6
39	E_5
38	E_4
37	E_3
36	E_2
35	E_1
34	E_0
33	D_7

Bottom edge pins (20–32): $C_5/\overline{CK}$(20), C_4(21), C_3(22), C_2(23), C_1(24), C_0(25), V_{CC}(26), D_1(27), D_2(28), D_3(29), D_4(30), D_5(31), $D_6/\overline{INT_2}$(32)

(Top View)

● BLOCK DIAGRAM

● ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply voltage	V_{CC}	$-0.3 \sim +7.0$	V
Input voltage	V_{in}	$-0.3 \sim V_{CC} + 0.3$	V
Operating temperature	T_{opr}	$0 \sim +70$	°C
Storage temperature	T_{stg}	$-55 \sim +150$	°C

[NOTE]   These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V_{in}, V_{out}; $V_{SS} \leq (V_{in}$ or $V_{out}) \leq V_{CC}$.

■ ELECTRICAL CHARACTERISTICS

● DC Characteristics (V_{CC} = 5.0V ± 10%, V_{SS} = GND and T_a = 0 ~ +70°C unless otherwise specified)

Item		Symbol	Test condition	min	typ	max	Unit
Input voltage "High"	RES, STBY	V_{IH}		$V_{CC}- 0.5$	–	$V_{CC}+ 0.3$	V
	EXTAL			$V_{CC} \times 0.7$	–	$V_{CC}+ 0.3$	V
	Others			2.0	–	$V_{CC}+ 0.3$	V
Input voltage "Low"	All Input	V_{IL}		-0.3	–	0.8	V
Current dissipation ***	Operating	I_{CC}	f = 1MHz*	–	5	10	mA
	Wait			–	2	5	mA
	Stop			–	2	10	μA
	Standby			–	2	10	μA
Input leakage current	TIMER, INT, $D_1 \sim D_7$, STBY	$|I_{IL}|$	V_{in} = 0.5 ~ V_{CC} - 0.5V	–	–	1	μA
Three-state current	$A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$, $G_0 \sim G_7$, $E_0 \sim E_7$**, $F_0 \sim F_7$**	$|I_{TSI}|$		–	–	1	μA
Input capacity	All terminals	C_{in}	f = 1MHz, V_{in} = 0V	–	--	12	pF

 * The value at f = xMHz can be calculated by the following equation: I_{CC} (f = xMHz) = I_{CC} (f = 1MHz) multiplied by x
 ** At standby mode
 *** All output and RES terminal are open (V_{IH} min = V_{CC} - 1.0V, V_{IL} max = 0.8V), and opertrate current of input are not included.

HD6305Y0, HD63A05Y0, HD63B05Y0

● AC Characteristics (V$_{CC}$ = 5.0V ± 10%, V$_{SS}$ = GND and T$_a$ = 0 ~ +70°C unless otherwise specified)

Item	Symbol	Test condition	HD6305Y0			HD63A05Y0			HD63B05Y0			Unit
			min	typ	max	min	typ	max	min	typ	max	
Clock frequency	f$_{cl}$		0.4	–	4	0.4	–	6	0.4	–	8	MHz
Cycle time	t$_{cyc}$		1.0	–	10	0.666	–	10	0.5	–	10	μs
INT pulse width	t$_{IWL}$		t$_{cyc}$ +250	–	–	t$_{cyc}$ +200	–	–	t$_{cyc}$ +200	–	–	ns
INT2 pulse width	t$_{IWL2}$		t$_{cyc}$ +250	–	–	t$_{cyc}$ +200	–	–	t$_{cyc}$ +200	–	–	ns
RES pulse width	t$_{RWL}$		5	–	–	5	–	–	5	–	–	t$_{cyc}$
TIMER pulse width	t$_{TWL}$		t$_{cyc}$ +250	–	–	t$_{cyc}$ +200	–	–	t$_{cyc}$ +200	–	–	ns
Oscillation start time (crystal)	t$_{osc}$	C$_L$ = 22pF ± 20% R$_s$ = 60Ω max	–	–	20	–	–	20	–	–	20	ms
Reset delay time	t$_{RHL}$	External cap. 2.2μF	80	–	–	80	–	–	80	–	–	ms

● Port Electrical Characteristics (V$_{CC}$ = 5.0V ± 10%, V$_{SS}$ = GND and T$_a$ = 0 ~ +70°C unless otherwise specified)

Item		Symbol	Test condition	min	typ	max	Unit
Output voltage "High"	Ports A, B, C, G, E, F	V$_{OH}$	I$_{OH}$ = –200μA	2.4	–	–	V
			I$_{OH}$ = –10μA	V$_{CC}$ – 0.7	–	–	V
Output voltage "Low"		V$_{OL}$	I$_{OL}$ = 1.6mA	–	–	0.55	V
Input voltage "High"	Ports A, B, C, D, G	V$_{IH}$		2.0	–	V$_{CC}$ + 0.3	V
Input voltage "Low"		V$_{IL}$		– 0.3	–	0.8	V
Input leakage current		I$_{IL}$	V$_{in}$ = 0.5 ~ V$_{CC}$ – 0.5V	–1	–	1	μA

● SCI Timing (V$_{CC}$ = 5.0V±10%, V$_{SS}$ = GND and T$_a$ = 0 ~ +70°C unless otherwise specified)

Item	Symbol	Test Condition	HD6305Y0			HD63A05Y0			HD63B05Y0			Unit
			min	typ	max	min	typ	max	min	typ	max	
Clock Cycle	t$_{Scyc}$	Fig. 1, Fig. 2	1	–	32768	0.67	–	21845	0.5	–	16384	μs
Data Output Delay Time	t$_{TXD}$		–	–	250	–	–	250	–	–	250	ns
Data Set-up Time	t$_{SRX}$		200	–	–	200	–	–	200	–	–	ns
Data Hold Time	t$_{HRX}$		100	–	–	100	–	–	100	–	–	ns

Figure 1 SCI Timing (Internal Clock)

Figure2 SCI Timing(External Clock)

TTL Load
(Port)

Test point
terminal

$I_{OL} = 1.6mA$

2.4kΩ

40pF   12kΩ

V_{CC}

[NOTES] 1. The load capacitance includes stray capacitance caused by the probe, etc.
         2. All diodes are 1S2074 (H).

Figure 3 Test Load

■ **DESCRIPTION OF TERMINAL FUNCTIONS**

The input and output signals of the HD6305Y0 are described here.

● **V_{CC}, V_{SS}**

Voltage is applied to the HD6305Y0 through these two terminals. V_{CC} is $5.0V \pm 10\%$, while V_{SS} is grounded.

● **$\overline{INT}$, $\overline{INT_2}$**

External interrupt request inputs to the HD6305Y0. For details, refer to "INTERRUPTS". The $\overline{INT_2}$ terminal is also used as the port D_6 terminal.

● **XTAL, EXTAL**

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

● **TIMER**

This is an input terminal for event counter. Refer to "TIMER" for details.

● **$\overline{RES}$**

Used to reset the MCU. Refer to "RESET" for details.

● **NUM**

This terminal is not intended for user applications. It must be grounded to V_{SS}.

● **Input/Output Terminals ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$, $G_0 \sim G_7$)**

These 32 terminals consist of four 8-bit I/O ports (A, B, C, G). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "I/O PORTS."

● **Input Terminals ($D_1 \sim D_7$)**

These seven input-only terminals are TTL or CMOS compatible. Of the port D's, D_6 is also used as $\overline{INT_2}$. If D_6 is used as a port, the $\overline{INT_2}$ interrupt mask bit of the miscellaneous register must be set to "1" to prevent an $\overline{INT_2}$ interrupt from being accidentally accepted.

● **Output Terminals ($E_0 \sim E_7$, $F_0 \sim F_7$)**

These 16 output-only terminals are TTL or CMOS compatible.

● **$\overline{STBY}$**

This terminal is used to place the MCU into the standby mode. With $\overline{STBY}$ at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode."

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used as ports C_5, C_6 and C_7. For details, refer to "SERIAL COMMUNICATION INTERFACE."

● **$\overline{CK}$ (C_5)**

Used to input or output clocks for serial operation.

● **Rx (C_6)**

Used to receive serial data.

● **Tx (C_7)**

Used to transmit serial data.

■MEMORY MAP

The memory map of the HD6305Y0 MCU is shown in Fig. 4. During interrupt processing, the contents of the MCU registers are saved into the stack in the sequence shown in Fig. 5. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CC) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.

Figure 4   Memory Map of HD6305Y0 MCU

Figure 5   Sequence of Interrupt Stacking

■REGISTERS

There are five registers which the programmer can operate.

Figure 6   Programming Model

● Accumulator (A)

This accumulator is an ordinary 8-bit register which holds operands or the result of arithmetic operation or data processing.

● Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

● Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

● Stack Pointer (SP)

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address $00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MCU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address $00FF. Since a subroutine or interrupt can use space up to address $00C1 for stacking, the subroutine can be used up to 31 levels and the interrupt up to 12 levels.

● Condition Code Register (CC)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-

tions. The CC bits are as follows:

Half Carry (H): Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic operation (ADD, ADC).

Interrupt (I): Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the CLI has been executed.)

Negative (N): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic "1").

Zero (Z): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is zero.

Carry/Borrow (C): Represents a carry or borrow that occurred in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch instruction and a Rotate instruction.

■ INTERRUPT

There are six different types of interrupt: external interrupts (INT, INT₂), internal timer interrupts (TIMER, TIMER₂), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the INT₂ and TIMER or the SCI and TIMER₂ generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (I) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1　Priority of Interrupts

Interrupt	Priority	Vector Address	
RES	1	$1FFE,	$1FFF
SWI	2	$1FFC,	$1FFD
INT	3	$1FFA,	$1FFB
TIMER/INT₂	4	$1FF8,	$1FF9
SCI/TIMER₂	5	$1FF6,	$1FF7

A flowchart of the interrupt sequence is shown in Fig. 7. A block diagram of the interrupt request source is shown in Fig. 8.


Figure 7　Interrupt Flowchart

In the block diagram, both the external interrupts $\overline{INT}$ and $\overline{INT_2}$ are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The $\overline{INT}$ interrupt request is automatically cleared if jumping is made to the $\overline{INT}$ processing routine. Meanwhile, the $\overline{INT_2}$ request is cleared if "0" is written in bit 7 of the miscellaneous register.

For the external interrupts ($\overline{INT}$, $\overline{INT_2}$), internal timer interrupts (TIMER, TIMER$_2$) and serial interrupt (SCI), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.

The $\overline{INT_2}$ interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the TIMER$_2$ interrupt by setting bit 4 of the serial status register.

The status of the $\overline{INT}$ terminal can be tested by a BIL or BIH instruction. The $\overline{INT}$ falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the $\overline{INT_2}$ terminal.

● **Miscellaneous Register (MR; $000A)**

The interrupt vector address for the external interrupt $\overline{INT_2}$ is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR; $000A) is available to control the $\overline{INT_2}$ interrupts.

Bit 7 of this register is the $\overline{INT_2}$ interrupt request flag. When the falling edge is detected at the $\overline{INT_2}$ terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: $1FF8, $1FF9) checks bit 7 to see if it is $\overline{INT_2}$ interrupt. Bit 7 can be reset by software.

Miscellaneous Register (MR; $000A)

Bit 6 is the $\overline{INT_2}$ interrupt mask bit. If this bit is set to "1", then the $\overline{INT_2}$ interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1".

■ **TIMER**

Figure 9 shows an MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data


Figure 8 Interrupt Request Generation Circuitry

register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the MCU saves its status into the stack and fetches timer interrupt routine address from addresses $1FF8 and $1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (I) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.

When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.

TCR7	Timer interrupt request
0	Absent
1	Present

TCR6	Timer interrupt mask
0	Enabled
1	Disabled

● **Timer Control Register (TCR, $0009)**

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; $0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).

Timer Control Register (TCR; $0009)

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0

- Prescaler division ratio selection
- Prescaler initialize
- Clock input source
- Timer interrupt mask
- Timer interrupt request

After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "$FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

Table 2   Clock Source Selection

| TCR		Clock input source
Bit 5	Bit 4	
0	0	Internal clock E
0	1	E under timer terminal control
1	0	No clock input (counting stopped)
1	1	Event input from timer terminal

Figure 9   Timer Block Diagram

A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: $\div 1$, $\div 2$, $\div 4$, $\div 8$, $\div 16$, $\div 32$, $\div 64$ and $\div 128$. After reset, the TCR is set to the $\div 1$ mode.

Table 3   Prescaler Division Ratio Selection

TCR			Prescaler division ratio
Bit 2	Bit 1	Bit 0	
0	0	0	$\div 1$
0	0	1	$\div 2$
0	1	0	$\div 4$
0	1	1	$\div 8$
1	0	0	$\div 16$
1	0	1	$\div 32$
1	1	0	$\div 64$
1	1	1	$\div 128$

A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

■SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μs to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one octal counter and one prescaler. (See Fig. 10.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

●SCI Control Register (SCR; $0010)

7	6	5	4	3	2	1	0
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCR0

Figure 10   SCI Block Diagram

@ HITACHI

SCR7	C₇ terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)

SCR6	C₆ terminal
0	Used as I/O terminal (by DDR).
1	Serial data input (DDR input)

SCR5	SCR4	Clock source	C₅ terminal
0	0	−	Used as I/O terminal (by DDR).
0	1	−	
1	0	Internal	Clock output (DDR output)
1	1	External	Clock input (DDR input)

Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the C₇ becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0".

Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the C₆ becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

Bits 5 and 4 (SCR5, SCR4)

These bits are used to select a clock source. After reset, the bits are cleared to "0".

Bits 3 ~ 0 (SCR3 ~ SCR0)

These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

SCR3	SCR2	SCR1	SCR0	Transfer clock rate	
				4.00 MHz	4.194 MHz
0	0	0	0	1 μs	0.95 μs
0	0	0	1	2 μs	1.91 μs
0	0	1	0	4 μs	3.82 μs
0	0	1	1	8 μs	7.64 μs
?	?	?	?	?	?
1	1	1	1	32768 μs	1/32 s

● SCI Data Register (SDR; $0012)

A serial-parallel conversion register that is used for transfer of data.

● SCI Status Register (SSR; $0011)

```
  7    6    5    4    3    2    1    0
┌────┬────┬────┬────┬────┬────┬────┬────┐
│SSR7│SSR6│SSR5│SSR4│SSR3│ ✕  │ ✕  │ ✕  │
└────┴────┴────┴────┴────┴────┴────┴────┘
```

Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

Bit 6 (SSR6)

Bit 6 is the TIMER₂ interrupt request bit. TIMER₂ is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER₂.)

Bit 5 (SSR5)

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "1".

Bit 4 (SSR4)

Bit 4 is the TIMER₂ interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER₂ interrupt (SSR6) is masked. When reset, it is set to "1"

Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

Bits 2 ~ 0

Not used.

SSR7	SCI interrupt request
0	Absent
1	Present

SSR6	TIMER₂ interrupt request
0	Absent
1	Present

SSR5	SCI interrupt mask
0	Enabled
1	Disabled

SSR4	TIMER₂ interrupt mask
0	Enabled
1	Disabled

● Data Transmission

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C₇/Tx terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig. 11.) When 8 bits of

data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C_7/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits 0 ~ 3 of the SCI control register is ignored, and the Cs/$\overline{CK}$ terminal is set as input. If the internal clock has been selected, the Cs/$\overline{CK}$ terminal is set as output and clocks are output at the transfer rate selected by bits 0 ~ 3 of the SCI control register.


Figure 11 SCI Timing Chart

● Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading subsequent received data. It must be taken after reset and after not reading subsequent received data.)

The data from the C_6/Rx terminal is input to the SCI data register synchronously with the rising edge of the serial clock (see Fig. 11). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source have been selected, the transfer rate determined by bits 0 ~ 3 of the SCI control register is ignored and the data is received synchronously with the clock from the $C_5/\overline{CK}$ terminal. If the internal clock has been selected, the $C_5/\overline{CK}$ terminal is set as output and clocks are output at the transfer rate selected by bits 0 ~ 3 of the SCI control register.

● TIMER2

The SCI transfer clock generator can be used as a timer. The clock selected by bits 3 ~ 0 of the SCI control register (4 µs ~ approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER2 interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER2 can be used as a reload counter or clock.

① : Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.
②,④ : TIMER2 interrupt request
③,⑤ : TIMER2 interrupt request bit cleared

TIMER2 is commonly used with the SCI transfer clock generator. If wanting to use TIMER2 independently of the SCI, specify "External" (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If "Internal" is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

■I/O PORTS

There are 32 input/output terminals (ports A, B, C, G). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if "0" is written in the data direction register, and output if "1" is written in the data direction register. Port A, B or C reads latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 12-a.) For port G, in such a case, the level of the pin is always read when it is read. (See Fig. 12-b.) This implies that, even when "1" is being output, port G may read "0" if the load condition causes the output voltage to decrease to below 2.0V.

When reset, the data direction register and data register go to "0" and all the input/output terminals are used as input.

Bit of data direction register	Bit of output data	Status of output	Input to CPU
1	0	0	0
1	1	1	1
0	X	3-state	Pin

a. Ports A, B and C

b. Port G

Figure 12 Input/Output Port Diagram

There are 16 output-only terminals (ports E and F). Each of them can also read. In this case, latched data is read even with the output terminal level being fluctuated by the output load (as with ports A, B and C).

When reset, "Low" level is output from each output terminal.

Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals, output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V_{SS} via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

■RESET

The MCU can be reset either by external reset input ($\overline{RES}$) or power-on reset. (See Fig. 13.) On power up, the reset input must be held "Low" for at least 30 ms to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the $\overline{RES}$ input as shown in Fig. 14.


Figure 13 Power On and Reset Timing

Figure 14 Input Reset Delay Circuit

■INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut 2.0 ~ 8.0MHz) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 15. Figs. 16 and 17 illustrate the specifications and typical arrangement of the crystal, respectively.


Figure 15 Internal Oscillator Circuit

Figure 16 Parameters of Crystal

[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 17 Typical Crystal Arrangement

■LOW POWER DISSIPATION MODE

The HD6305Y0 has three low power dissipation modes: wait, stop and standby.

● Wait Mode

When WAIT instruction being executed, the MCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions — the timer and the serial communication interface — stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt ($\overline{\text{INT}}$, TIMER/$\overline{\text{INT}_2}$ or SCI/TIMER₂), $\overline{\text{RES}}$ or $\overline{\text{STBY}}$. The $\overline{\text{RES}}$ resets the MCU and the $\overline{\text{STBY}}$ brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the $\overline{\text{INT}}$ (i.e., TIMER/$\overline{\text{INT}_2}$ or SCI/TIMER₂) is masked by the timer control register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released.

Fig. 18 shows a flowchart for the wait function.

● Stop Mode

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before entering into the stop mode.

The escape from this mode can be done by an external interrupt ($\overline{\text{INT}}$ or $\overline{\text{INT}_2}$), $\overline{\text{RES}}$ or $\overline{\text{STBY}}$. The $\overline{\text{RES}}$ resets the MCU and the $\overline{\text{STBY}}$ brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the $\overline{\text{INT}_2}$ interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released.

Fig. 19 shows a flowchart for the stop function. Fig. 20 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by $\overline{\text{RES}}$, oscillation starts when the $\overline{\text{RES}}$ goes "0" and the CPU restarts when the $\overline{\text{RES}}$ goes "1". The duration of $\overline{\text{RES}}$="0" must exceed 30 ms to assure stabilized oscillation.

● Standby Mode

The MCU enters into the standby mode when the $\overline{\text{STBY}}$ terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The standby mode should escape by bringing $\overline{\text{STBY}}$ "High". The CPU must be restarted by reset. The timing of input signals at the $\overline{\text{RES}}$ and $\overline{\text{STBY}}$ terminals is shown in Fig. 21.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 22.

(Note)

When I bit of condition code register is "1" and interrupt ($\overline{\text{INT}}$, TIMER/$\overline{\text{INT}_2}$, SCI/TIMER₂) is held, MCU does not enter WAIT mode by the execution of WAIT instruction.

In that case, after the 4 dummy cycles MCU executes the next instruction.

In the same way, when external interrupts ($\overline{\text{INT}}$, $\overline{\text{INT}_2}$) are held at the bit I set, MCU does not enter STOP mode by the execution of STOP instruction. In that case, also, MCU executes the next instruction after the 4 dummy cycles.

Figure 18   Wait Mode Flow Chart

Figure 19　Stop Mode Flow Chart

(a) Restart by Interrupt

(b) Restart by Reset

Figure 20   Timing Chart of Releasing from Stop Mode

Figure 21   Timing Chart of Releasing from Standby Mode

Table 4   Status of Each Part of MCU in Low Power Dissipation Modes

Mode	Start		Condition						Escape
			Oscil-lator	CPU	Timer, Serial	Register	RAM	I/O terminal	
WAIT	Soft-ware	WAIT in-struction	Active	Stop	Active	Keep	Keep	Keep	$\overline{STBY}$, $\overline{RES}$, $\overline{INT}$, $\overline{INT_2}$, each interrupt request of TIMER, TIMER$_2$, SCI
STOP		STOP in-struction	Stop	Stop	Stop	Keep	Keep	Keep	$\overline{STBY}$, $\overline{RES}$, $\overline{INT}$, $\overline{INT_2}$
Stand-by	Hard-ware	$\overline{STBY}$="Low"	Stop	Stop	Stop	Reset	Keep	High im-pedance	$\overline{STBY}$="High"

Figure 22   Transitions among Active Mode, Wait Mode,
Stop Mode, Standby Mode and Reset

■BIT MANIPULATION

The HD6305Y0 MCU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM within page 0 or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 ($00 ~ $FF) can be tested by the BRSET or BRCLR instruction; depending on the result of the test, the program can branch to required destinations. Since bits in the RAM on page 0, or I/O can be manipulated, the user may use a bit within the RAM on page 0 as a flag or handle a single I/O bit as an independent I/O terminal. Fig. 23 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The program shown can activate the triac within a time of 10µs from zero-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

```
SELF 1.    BRCLR 0, PORT A, SELF 1
           BSET 1, PORT A
           BCLR 1, PORT A
```

Figure 23   Example of Bit Manipulation

■ADDRESSING MODES

Ten different addressing modes are available to the HD6305Y0 MCU.

● Immediate

See Fig. 24. The immediate addressing mode provides access to a constant which does not vary during execution of the program.

This access requires an instruction length of 2 bytes. The effective address (EA) is PC and the operand is fetched from the byte that follows the operation code.

● Direct

See Fig. 25. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. 192 byte RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

● Extended

See Fig. 26. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes.

● Relative

See Fig. 27. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code. EA = (PC) + 2 + Rel., where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel. = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires a length of 2 bytes.

● Indexed (No Offset)

See Fig. 28. The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.

● **Indexed (8-bit Offset)**

See Fig. 29. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

● **Indexed (16-bit Offset)**

See Fig. 30. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

● **Bit Set/Clear**

See Fig. 31. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

● **Bit Test and Branch**

See Fig. 32. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The value of the test bit is written in the carry bit of the condition code register.

● **Implied**

See Fig. 33. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.

Figure 24 Example of Immediate Addressing

Figure 25 Example of Direct Addressing

Figure 26 Example of Extended Addressing

Figure 27 Example of Relative Addressing

Figure 28 Example of Indexed (No Offset) Addressing

Figure 29   Example of Index (8-bit Offset) Addressing

Figure 30   Example of Index (16-bit Offset) Addressing

Figure 31   Example of Bit Set/Clear Addressing

Figure 32   Example of Bit Test and Branch Addressing

Figure 33   Example of Implied Addressing

■ INSTRUCTION SET

There are 62 basic instructions available to the HD6305Y0 MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

● Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305Y0 MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

● Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

● Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

● Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

● Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table 9.

● List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305Y0 MCU in the alphabetical order.

● Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.

Table 5 Register/Memory Instructions

| Operations	Mnemonic	Immediate OP	#	~	Direct OP	#	~	Extended OP	#	~	Indexed (No Offset) OP	#	~	Indexed (8-Bit Offset) OP	#	~	Indexed (16-Bit Offset) OP	#	~	Boolean/Arithmetic Operation	H	I	N	Z	C
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5	M→A	•	•	∧	∧	•
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M→X	•	•	∧	∧	•
Store A in Memory	STA	–	–	–	B7	2	3	C7	3	4	F7	1	4	E7	2	4	D7	3	5	A→M	•	•	∧	∧	•
Store X in Memory	STX	–	–	–	BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	•	•	∧	∧	•
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5	A+M→A	∧	•	∧	∧	∧
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C→A	∧	•	∧	∧	∧
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5	A−M→A	•	•	∧	∧	∧
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A−M−C→A	•	•	∧	∧	∧
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A·M→A	•	•	∧	∧	•
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A+M→A	•	•	∧	∧	•
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5	A⊕M→A	•	•	∧	∧	•
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5	A−M	•	•	∧	∧	∧
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5	X−M	•	•	∧	∧	∧
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5	A·M	•	•	∧	∧	•
Jump Unconditional	JMP	–	–	–	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4		•	•	•	•	•
Jump to Subroutine	JSR	–	–	–	BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		•	•	•	•	•

Symbols: Op = Operation
\# = Number of bytes
~ = Number of cycles

Table 6 Read/Modify/Write Instructions

Operations	Mnemonic	Implied(A) OP	#	~	Implied(X) OP	#	~	Direct OP	#	~	Indexed (No Offset) OP	#	~	Indexed (8-Bit Offset) OP	#	~	Boolean/Arithmetic Operation	H	I	N	Z	C
Increment	INC	4C	1	2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	A+1→A or X+1→X or M+1→M	•	•	∧	∧	•
Decrement	DEC	4A	1	2	5A	1	2	3A	2	5	7A	1	5	6A	2	6	A−1→A or X−1→X or M−1→M	•	•	∧	∧	•
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7F	1	5	6F	2	6	00→A or 00→X or 00→M	•	•	0	1	•
Complement	COM	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	Ā→A or X̄→X or M̄→M	•	•	∧	∧	1
Negate (2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	00−A→A or 00−X→X or 00−M→M	•	•	∧	∧	∧
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6	(rotate left thru carry diagram)	•	•	∧	∧	∧
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	1	5	66	2	6	(rotate right thru carry diagram)	•	•	∧	∧	∧
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	(logical shift left diagram)	•	•	∧	∧	∧
Logical Shift Right	LSR	44	1	2	54	1	2	34	2	5	74	1	5	64	2	6	(logical shift right diagram)	•	•	0	∧	∧
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6	(arithmetic shift right diagram)	•	•	∧	∧	∧
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Equal to LSL	•	•	∧	∧	∧
Test for Negative or Zero	TST	4D	1	2	5D	1	2	3D	2	4	7D	1	4	6D	2	5	A−00 or X−00 or M−00	•	•	∧	∧	•

Symbols: Op = Operation
\# = Number of bytes
~ = Number of cycles

Table 7 Branch Instructions

Operations	Mnemonic	Addressing Modes Relative			Branch Test	Condition Code				
		OP	#	~		H	I	N	Z	C
Branch Always	BRA	20	2	3	None	●	●	●	●	●
Branch Never	BRN	21	2	3	None	●	●	●	●	●
Branch IF Higher	BHI	22	2	3	$C+Z=0$	●	●	●	●	●
Branch IF Lower or Same	BLS	23	2	3	$C+Z=1$	●	●	●	●	●
Branch IF Carry Clear	BCC	24	2	3	$C=0$	●	●	●	●	●
(Branch IF Higher or Same)	(BHS)	24	2	3	$C=0$	●	●	●	●	●
Branch IF Carry Set	BCS	25	2	3	$C=1$	●	●	●	●	●
(Branch IF Lower)	(BLO)	25	2	3	$C=1$	●	●	●	●	●
Branch IF Not Equal	BNE	26	2	3	$Z=0$	●	●	●	●	●
Branch IF Equal	BEQ	27	2	3	$Z=1$	●	●	●	●	●
Branch IF Half Carry Clear	BHCC	28	2	3	$H=0$	●	●	●	●	●
Branch IF Half Carry Set	BHCS	29	2	3	$H=1$	●	●	●	●	●
Branch IF Plus	BPL	2A	2	3	$N=0$	●	●	●	●	●
Branch IF Minus	BMI	2B	2	3	$N=1$	●	●	●	●	●
Branch IF Interrupt Mask Bit is Clear	BMC	2C	2	3	$I=0$	●	●	●	●	●
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	3	$I=1$	●	●	●	●	●
Branch IF Interrupt Line is Low	BIL	2E	2	3	$INT=0$	●	●	●	●	●
Branch IF Interrupt Line is High	BIH	2F	2	3	$INT=1$	●	●	●	●	●
Branch to Subroutine	BSR	AD	2	5	——	●	●	●	●	●

Symbols: Op = Operation
   # = Number of bytes
   ~ = Number of cycles

Table 8 Bit Manipulation Instructions

Operations	Mnemonic	Addressing Modes Bit Set/Clear			Bit Test and Branch			Boolean/ Arithmetic Operation	Branch Test	Condition Code				
		OP	#	~	OP	#	~			H	I	N	Z	C
Branch IF Bit n is set	BRSET n(n=0···7)	—	—	—	$2 \cdot n$	3	5	——	$Mn=1$	●	●	●	●	∧
Branch IF Bit n is clear	BRCLR n(n=0···7)	—	—	—	$01+2 \cdot n$	3	5	——	$Mn=0$	●	●	●	●	∧
Set Bit n	BSET n(n=0···7)	$10+2 \cdot n$	2	5	—	—	—	$1 \rightarrow Mn$	——	●	●	●	●	●
Clear Bit n	BCLR n(n=0···7)	$11+2 \cdot n$	2	5	—	—	—	$0 \rightarrow Mn$	——	●	●	●	●	●

Symbols: Op = Operation
   # = Number of bytes
   ~ = Number of cycles

Table 9   Control Instructions

Operations	Mnemonic	Addressing Modes Implied			Boolean Operation	Condition Code				
		OP	#	~		H	I	N	Z	C
Transfer A to X	TAX	97	1	2	A→X	●	●	●	●	●
Transfer X to A	TXA	9F	1	2	X→A	●	●	●	●	●
Set Carry Bit	SEC	99	1	1	1→C	●	●	●	●	1
Clear Carry Bit	CLC	98	1	1	0→C	●	●	●	●	0
Set Interrupt Mask Bit	SEI	9B	1	2	1→I	●	1	●	●	●
Clear Interrupt Mask Bit	CLI	9A	1	2	0→I	●	0	●	●	●
Software Interrupt	SWI	83	1	10		●	1	●	●	●
Return from Subroutine	RTS	81	1	5		●	●	●	●	●
Return from Interrupt	RTI	80	1	8		?	?	?	?	?
Reset Stack Pointer	RSP	9C	1	2	$FF→SP	●	●	●	●	●
No-Operation	NOP	9D	1	1	Advance Prog. Cntr. Only	●	●	●	●	●
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD charcters into BCD format	●	●	∧	∧	∧*
Stop	STOP	8E	1	4		●	●	●	●	●
Wait	WAIT	8F	1	4		●	●	●	●	●

Symbols: Op = Operation
    # = Number of bytes
    ~ = Number of cycles

* Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance.)

Table 10   Instruction Set (in Alphabetical Order)

Mnemonic	Addressing Modes										Condition Code				
	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	H	I	N	Z	C
ADC		×	×	×		×	×	×			∧	●	∧	∧	∧
ADD		×	×	×		×	×	×			∧	●	∧	∧	∧
AND		×	×	×		×	×	×			●	●	∧	∧	●
ASL	×		×			×	×				●	●	∧	∧	∧
ASR	×		×			×	×				●	●	∧	∧	∧
BCC					×						●	●	●	●	●
BCLR										×	●	●	●	●	●
BCS					×						●	●	●	●	●
BEQ					×						●	●	●	●	●
BHCC					×						●	●	●	●	●
BHCS					×						●	●	●	●	●
BHI					×						●	●	●	●	●
(BHS)					×						●	●	●	●	●
BIH					×						●	●	●	●	●
BIL					×						●	●	●	●	●
BIT		×	×	×		×	×	×			●	●	∧	∧	●
(BLO)					×						●	●	●	●	●
BLS					×						●	●	●	●	●
BMC					×						●	●	●	●	●
BMI					×						●	●	●	●	●
BMS					×						●	●	●	●	●
BNE					×						●	●	●	●	●
BPL					×						●	●	●	●	●
BRA					×						●	●	●	●	●

(to be continued)

Condition Code Symbols:
H   Half Carry (From Bit 3)   C   Carry/Borrow
I   Interrupt Mask   ∧   Test and Set if True, Cleared Otherwise
N   Negative (Sign Bit)   ●   Not Affected
Z   Zero   ?   Load CC Register From Stack

Table 10 Instruction Set (in Alphabetical Order)

Mnemonic	Addressing Modes										Condition Code				
	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	H	I	N	Z	C
BRN					X						●	●	●	●	●
BRCLR										X	●	●	●	●	∧
BRSET										X	●	●	●	●	∧
BSET									X		●	●	●	●	●
BSR					X						●	●	●	●	●
CLC	X										●	●	●	●	0
CLI	X										●	0	●	●	●
CLR	X		X			X	X				●	●	0	1	●
CMP		X	X	X		X	X	X			●	●	∧	∧	∧
COM	X		X			X	X				●	●	∧	∧	1
CPX		X	X	X		X	X	X			●	●	∧	∧	∧
DAA	X										●	●	∧	∧	∧
DEC	X		X			X	X				●	●	∧	∧	●
EOR		X	X	X		X	X	X			●	●	∧	∧	●
INC	X		X			X	X				●	●	∧	∧	●
JMP			X	X		X	X	X			●	●	●	●	●
JSR			X	X		X	X	X			●	●	●	●	●
LDA		X	X	X		X	X	X			●	●	∧	∧	●
LDX		X	X	X		X	X	X			●	●	∧	∧	●
LSL	X		X			X	X				●	●	∧	∧	∧
LSR	X		X			X	X				●	●	0	∧	∧
NEG	X		X			X	X				●	●	∧	∧	∧
NOP	X										●	●	●	●	●
ORA		X	X	X		X	X	X			●	●	∧	∧	●
ROL	X		X			X	X				●	●	∧	∧	∧
ROR	X		X			X	X				●	●	∧	∧	∧
RSP	X										●	●	●	●	●
RTI	X										?	?	?	?	?
RTS	X										●	●	●	●	●
SBC		X	X	X		X	X	X			●	●	∧	∧	∧
SEC	X										●	●	●	●	1
SEI	X										●	1	●	●	●
STA			X	X		X	X	X			●	●	∧	∧	●
STOP	X										●	●	●	●	●
STX			X	X		X	X	X			●	●	∧	∧	●
SUB		X	X	X		X	X	X			●	●	∧	∧	∧
SWI	X										●	1	●	●	●
TAX	X										●	●	●	●	●
TST	X		X			X	X				●	●	∧	∧	●
TXA	X										●	●	●	●	●
WAIT	X										●	●	●	●	●

Condition Code Symbols:
H   Half Carry (From Bit 3)   C   Carry/Borrow
I   Interrupt Mask   ∧   Test and Set if True, Cleared Otherwise
N   Negative (Sign Bit)   ●   Not Affected
Z   Zero   ?   Load CC Register From Stack

Table 11 Operation Code Map

Bit Manipulation		Branch	Read/Modify/Write					Control		Register/Memory						
Test & Branch	Set/ Clear	Rel	DIR	A	X	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,X0	← HIGH
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
BRSET0	BSET0	BRA	NEG					RTI*	—	SUB						0
BRCLR0	BCLR0	BRN						RTS*	—	CMP						1
BRSET1	BSET1	BHI								SBC						2
BRCLR1	BCLR1	BLS	COM					SWI*	—	CPX						3
BRSET2	BSET2	BCC	LSR							AND						4
BRCLR2	BCLR2	BCS	—							BIT						5
BRSET3	BSET3	BNE	ROR							LDA						6
BRCLR3	BCLR3	BEQ	ASR					TAX*	—	STA					STA(+1)	7
BRSET4	BSET4	BHCC	LSL/ASL					CLC		EOR						8
BRCLR4	BCLR4	BHCS	ROL					SEC		ADC						9
BRSET5	BSET5	BPL	DEC					CLI*		ORA						A
BRCLR5	BCLR5	BMI	—					SEI*		ADD						B
BRSET6	BSET6	BMC	INC					RSP*	—	JMP(−1)						C
BRCLR6	BCLR6	BMS	TST(-1)	TST		TST(−1)		DAA*	NOP	BSR*	JSR(+2)		JSR(+1)		JSR(+2)	D
BRSET7	BSET7	BIL	—					STOP*	—	LDX						E
BRCLR7	BCLR7	BIH	CLR					WAIT*	TXA*	—	STX				STX(+1)	F
3/5	2/5	2/3	2/5	1/2	1/2	2/6	1/5	1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/3	

(NOTES)
1. "−" is an undefined operation code.
2. The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles). The number of cycles for the mnemonics asterisked (*) is as follows:

RTI	8	TAX	2
RTS	5	RSP	2
SWI	10	TXA	2
DAA	2	BSR	5
STOP	4	CLI	2
WAIT	4	SEI	2

3. The parenthesized numbers must be added to the cycle count of the particular instruction.

● **Additional Instructions**

The following new instructions are used on the HD6305Y0:

DAA Converts the contents of the accumulator into BCD code.

WAIT Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.

STOP Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.

■ **PRECAUTION 1—BOARD DESIGN OF OSCILLATION CIRCUIT**

When connecting crystal and ceramic resonator with the XTAL and EXTAL pins to oscillate, observe the following in designing the board.

(1) Locate crystal, ceramic resonator, and load capacity C₁ and C₂ as near the LSI as possible. (Induction of noise from outside to the XTAL and EXTAL pins may cause trouble in oscillation.)

(2) Wire the signal lines to the neighbouring XTAL and EXTAL pins as far apart as possible.

(3) Board design of situating signal lines or power supply lines near the oscillator circuit as shown in Fig. 35, should not be used because of trouble in oscillation by induction. The resistor between the XTAL and EXTAL, and pins close to them should be 10M Ω or more. The circuit in Fig. 34 is an example of good board design.

■ **PRECAUTION 2—PROGRAM OF WRITE ONLY REGISTER**

Read/Modify/Write instructions are unavailable for changing the contents of Write Only Register (e.g. DDR; Data Direction Register of I/O port) of HD6305X, HD6305Y and HD63P05Y.

(1) Data cannot be read from write only register. (e.g. DDR of I/O port)

While read/modify/write instructions are executed in the following sequence.

(i) Reads the contents from appointed address.

(ii) Changes the data which has been read.

Figure 34 Design of Oscillation Circuit Board

HD6305Y0, HD63A05Y0, HD63B05Y0

(iii) Turn the data back to the original address.

Thus, read/modify/write instructions cannot be applied to write only register such as DDR.

(2) For the same reason, do not set DDR of I/O port using BSET and BCLR instructions.

(3) Stored instructions (e.g. STA and STX, etc.) are available for writing into the write only register.

■ PRECAUTION 3—SENDING/RECEIVING PROGRAM OF SERIAL DATA

Be careful that malfunction may occur if SDR (SERIAL DATA REGISTER: $0012) is read or written during transmitting or receiving serial data.

■ PRECAUTION 4—WAIT/STOP INSTRUCTIONS PROGRAM

When I bit of condition code register is "1" and an interrupt ($\overline{INT}_2$, TIMER/$\overline{INT}_2$) is held, the MCU does not enter into WAID mode by executing the WAIT instruction.

In that case, after the 4 dummy cycles, the MCU executes the next instruction.

In the same way, when external interrupts ($\overline{INT}$, $\overline{INT}_2$) are held at the bit I set, the MCU does not enter into the STOP mode by executing STOP instruction. In that case the MCU executes the next instruction after the 4 dummy cycles.


Figure 35   Example of Circuit Causing Trouble in Oscillation

■ PRECAUTION WHEN USING BIL/BIH INSTRUCTION

(1) Execute Instruction after the $\overline{INT}$ Voltage level has stabilized above V_{IH} or below V_{IL}.

(2) $\overline{INT}$ voltage level needs to be stabilized while BIL/BIH Instruction Execution.

There may be a malfunction by glitch on control signal if BIL/BIH Instruction Execution has exercized in unstablized $\overline{INT}$ signal level.


Avoid BIL/BIH Instruction Execution

■ PRECAUTION TO USE BSR

If there is 2nd BSR programmed on the address which is directed by first BSR, 2nd BSR may not be executed correctly. For this reason, BSR should not be programmed on the address which is directed by first BSR.

If necessary, please program as following.

(1) On the address which first BSR directed, NOP instruction should be inserted before second BSR.

(2) On the address which first BSR directed, JSR instruction should be programmed instead of 2nd BSR.

example of malfunction
of 2nd BSR execution

example of counter measure
(NOP is inserted)

example of counter measure
(JSR is used instead of BSR)