

Features


- Operating voltage: +3.3V
- Programming voltage
- $V_{PP}=12.5V\pm0.2V$
- VCC= $6.0V\pm0.2V$
- High-reliability CMOS technology
- Latch-up immunity to 100mA from -1.0V to $V_{CC}\mbox{+}1.0V$
- CMOS and TTL compatible I/O
 - Low power consumption
 - Active: 15mA max.
 - Standby: 1µA typ.
- 256K×8-bit organization

- Fast read access time: -120ns
- Fast programming algorithm
- Programming time 75µs typ.
- Commercial and industrial temperature range
- Two line controls (\overline{OE} and \overline{CE})
- Standard product identification code
- Package type
 - 32-pin DIP/SOP
 - 32-pin PLCC
- Commercial temperature ranges (0°C to +70°C)

General Description

The HT27LC020 chip family is a low-power, 2048K (2,097,152) bit, +3.3V electrically onetime programmable (OTP) read-only memories (EPROM). Organized into 256K words with 8 bits per word, it features a fast single address location programming, typically at 75μ s per byte. Any byte can be accessed in less than 120ns with respect to Spec. This eliminates the need for WAIT states in high-performance microprocessor systems. The HT27LC020 has separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls which eliminate bus contention issues.

Block Diagram




1



Pin Assignment

VPP C	1	32							
A16 🛙	2	31	D PGM						
A15 🗆	3	30	🗆 A17						
A12 🗆	4	29	🗆 A14						
A7 🛙	5	28	🗆 A13						
A6 🗆	6	27	🗆 A8						
A5 🗆	7	26	🗆 A9						
A4 🗆	8	25	🗆 A11						
A3 🗆	9	24							
A2 🗆	10	23	🗆 A10						
A1 🛙	111	22							
A0 🗆	12	21	DQ7						
DQ0 [13	20							
DQ1 E	14	19	DQ5						
DQ2 🛛	15	18	DQ4						
GND [16	17	DQ3						
	LTO	7LC020	1 N						
			,						
-	- 32 E	DIP/SO	Ρ						



Pin Description

Pin Name	I/O/C/P	Description
A0~A17	Ι	Address inputs
DQ0~DQ7	I/O	Data inputs/outputs
CE	С	Chip enable
ŌĒ	C	Output enable
PGM	С	Program strobe
NC	_	No connection
VPP	Р	Program voltage supply



Absolute Maximum Rating

Operation Temperature Commercial	0°C to +70°C
Storage Temperature	–65°C to 125°C
Applied VCC Voltage with Respect to GND	–0.6V to 7.0V
Applied Voltage on Input Pin with Respect to GND	–0.6V to 7.0V
Applied Voltage on Output Pin with Respect to GND	0.6V to V _{CC} +0.5V
Applied Voltage on A9 Pin with Respect to GND	–0.6V to 13.5V
Applied VPP Voltage with Respect to GND	–0.6V to 13.5V
Applied READ Voltage (Functionality is guaranteed between these limits)	+3.0V to +3.6V

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Read operation

C-mah al	Parameter	Test Conditions			T	Man	Unit	
Symbol	Parameter	Vcc	Conditions	Min. Typ. M		Max.	Unit	
VOH	Output High Level	3.3V	I _{OH} =-0.4mA	2.4	—	_	V	
Vol	Output Low Level	3.3V	I _{OL} =2.0mA	—	—	0.45	V	
V _{IH}	Input High Level	3.3V	_	2.0	—	V _{CC} +0.5	V	
VIL	Input Low Level	3.3V	V –		_	0.8	V	
ILI	Input Leakage Current	3.3V	V _{IN} =0 to 3.6V	-5	—	5	μΑ	
ILO	Output Leakage Current	3.3V	V _{OUT} =0 to 3.6V	-10	—	10	μΑ	
I _{CC}	VCC Active Current	3.3V	TE=V _{IL} , f=5MHz, I _{OUT} =0mA	_	_	15	mA	
I _{SB1}	Standby Current (CMOS)	3.3V	CE=V _{CC} ±0.3V	—	—	10	μΑ	
I _{SB2}	Standby Current (TTL)	3.3V	$\overline{CE} = V_{IH}$	—	_	0.6	mA	
Ipp	VPP Read/Standby Current	3.3V	$\overline{CE} = \overline{OE} = V_{IL}, V_{PP} = V_{CC}$	_	_	100	μΑ	

7th May '99

3



Programming operation

Symbol	Parameter	Г	est Conditions	Min.	Tun	Max.	Unit
Symbol	r al ameter	Vcc	Conditions	IVIIII.	Тур.	Max.	Umt
VOH	Output High Level	6V	I _{OH} =-0.4mA	2.4	—	—	V
Vol	Output Low Level	6V	I _{OL} =2.0mA	—	_	0.45	v
VIH	Input High Level	6V		0.7Vcc	_	Vcc+0.5	V
VIL	Input Low Level	6V		-0.5	_	0.8	V
ILI	Input Load Current	6V	$V_{IN}=V_{IL}$, V_{IH}	_	—	5.0	μΑ
V _H	A9 Product ID Voltage	6V	—	11.5	—	12.5	v
ICC	VCC Supply Current	6V	_	_	_	40	mA
Ipp	VPP Supply Current	6V	$\overline{CE}=V_{IL}$	_		10	mA

Capacitance

Symbol	Parameter	Т	est Conditions	Min.	Trees	Mor	TIm:+
Symbol	Farameter	Vcc	Conditions	WIIII.	Тур.	Max.	Unit
CIN	Input Capacitance	3.3V	VIN=0V	_	8	12	pF
C _{OUT}	Output Capacitance	3.3V	V _{OUT} =0V	_	8	12	pF
C _{VPP}	VPP Capacitance	3.3V	V _{PP} =0V		18	25	pF

A.C. Characteristics

Read operation

Symbol	Parameter	Tes	t Conditions	-1	Unit	
Symbol	rarameter	Vcc	Conditions	Min.	Max.	Unit
tACC	Address to Output Delay	3.3V	$\overline{CE} = \overline{OE} = V_{IL}$	_	120	ns
tCE	Chip Enable to Output Delay	3.3V	$\overline{OE} = V_{IL}$		120	ns
t _{OE}	Output Enable to Output Delay	3.3V	$\overline{CE}=V_{IL}$	_	45	ns
t _{DF}	CE or OE High to Output Float, Whichever Occurred First	3.3V			40	ns
tон	$\frac{Output Hold from Address, \overline{CE} \text{ or }}{OE}, Whichever Occurred First$	3.3V	_	0	_	ns

4




Programming operation

$Ta=+25^{\circ}C\pm 5^{\circ}C$


Symbol	Parameter	Tes	st Conditions	Min.	Trom	Max.	Unit	
Symbol	Farameter	Vcc	V _{CC} Conditions		Typ.	wax.	Unit	
t _{AS}	Address Setup Time	6V	—	2	_	_	μs	
toes	OE Setup Time	6V	—	2	_	_	μs	
t _{DS}	Data Setup Time	6V	—	2	_	_	μs	
t _{AH}	Address Hold Time	6V	—	0	_	_	μs	
tDH	Data Hold Time	6V	_	2	_	_	μs	
tDFP	Output Enable to Output Float Delay	6V	_	0	_	130	ns	
t _{VPS}	VPP Setup Time	6V	_	2	_	_	μs	
t _{PW}	PGM Program Pulse Width	6V	_	30	75	105	μs	
tvcs	VCC Setup Time	6V	_	2	_	_	μs	
tces	CE Setup Time	6V	_	2	_	_	ns	
t _{OE}	Data Valid from OE	6V	_	_	_	150	μs	
t _{PRT}	VPP Pulse Rise Time During Programming	6V	_	2	_	_	μs	

Test waveforms and measurements



 t_R , t_F < 20ns (10% to 90%)

Output test load



Note: C_L=100pF including jig capacitance.

5



Product Identification Code

Code	Pins										Hex
	A0	A1	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Data
Manufacturer	0	1	0	0	0	1	1	1	0	0	1C
Device Type	1	1	0	0	0	0	0	0	1	0	02
Continuation	0	0	0	1	1	1	1	1	1	1	7F
Continuation	1	0	0	1	1	1	1	1	1	1	7F

Functional Description

Operation mode

All the operation modes are shown in the table following.

Mode	CE	OE	PGM	A0	A1	A9	VPP	Output
Read	VIL	VIL	X (2)	Х	Х	Х	Vcc	Dout
Output Disable	VIL	VIH	Х	Х	Х	Х	Vcc	High Z
Standby (TTL)	V _{IH}	Х	Х	Х	Х	Х	V _{CC}	High Z
Standby (CMOS)	$V_{CC}{\pm}0.3V$	Х	Х	Х	Х	Х	V _{CC}	High Z
Program	V _{IL}	V _{IH}	V _{IL}	Х	Х	Х	V _{PP}	D _{IN}
Program Verify	V _{IL}	V_{IL}	V _{IH}	Х	Х	Х	V _{PP}	D _{OUT}
Product Inhibit	V _{IH}	Х	Х	Х	Х	Х	V _{PP}	High Z
Manufacturer Code (3)	VIL	VIL	Х	VIL	VIH	V _H (1)	Vcc	1C
Device Code (3)	VIL	VIL	X	VIH	VIH	V _H (1)	Vcc	02

Notes: (1) V_H = 12.0V \pm 0.5V

(2) X=Either $V_{IH} \mbox{ or } V_{IL}$

(3) For Manufacturer Code and Device Code, $A1=V_{IH}$, When $A1=V_{IL}$, both codes will read 7F

6



Programming of the HT27LC020

When the HT27LC020 is delivered, the chip has all 2048K bits in the "ONE", or HIGH state. "ZEROs" are loaded into the HT27LC020 through programming.

The programming mode is entered when $12.5\pm0.2V$ is applied to the VPP pin, \overline{OE} is at V_{IH} , and \overline{CE} and \overline{PGM} are V_{IL} . For programming, the data to be programmed is applied with 8 bits in parallel to the data pins.

The programming flowchart in Figure 3 shows the fast interactive programming algorithm. The interactive algorithm reduces programming time by using 30µs to 105µs programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data is not verified, additional pulses are given until it is verified or until the maximum number of pulses is reached while sequencing through each address of the HT27LC020. This process is repeated while sequencing through each address of the HT27LC020. This part of the programming algorithm is done at V_{CC}=6.0V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. This ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is read at V_{CC}=V_{PP}=5.25±0.25V to verify the entire memory.

Program inhibit mode

Programming of multiple HT27LC020 in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for \overrightarrow{CE} , all like inputs of the parallel HT27LC020 may be common. A TTL low-level program pulse applied to an HT27LC020 \overrightarrow{CE} input with Vpp=12.5±0.2V, PGM LOW, and \overrightarrow{OE} HIGH will program that HT27LC020. A high-level \overrightarrow{CE} input inhibits the HT27LC020 from being programmed.

Program verify mode

Verification should be performed on the programmed bits to determine whether they were correctly programmed. The verification should be performed with \overline{OE} and \overline{CE} at V_{IL}, \overline{PGM} at V_{IH}, and VPP at its programming voltage.

Auto product identification

The Auto Product Identification mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and the type. This mode is intended for programming to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C\pm5^{\circ}C$ ambient temperature range that is required when programming the HT27LC020.

To activate this mode, the programming equipment must force $12.0\pm0.5V$ on the address line A9 of the HT27LC020. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}, when A1=V_{IH}. All other address lines must be held at V_{IH} during Auto Product Identification mode.

Byte 0 (A0=V_{IL}) represents the manufacturer code, and byte 1 (A0=V_{IH}), the device code. For HT27LC020, these two identifier bytes are given in the Mode Select Table. All identifiers for the manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit. When A1=V_{IL}, the HT27LC020 will read out the binary code of 7F, continuation code, to signify the unavailability of manufacturer ID codes.

Read mode

The HT27LC020 has two control functions, both of which must be logically satisfied in order to obtain data at outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs (t_{OE}) after the falling edge of \overline{OE} , assuming the \overline{CE} has been LOW and addresses have been stable for at least t_{ACC}-t_{OE}.

7



Standby mode

The HT27LC020 has CMOS standby mode which reduces the maximum VCC current to 10µA. It is placed in CMOS standby when \overline{CE} is at $V_{CC}\pm0.3V$. The HT27LC020 also has a TTL-standby mode which reduces the maximum VCC current to 0.6mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Two-line output control function

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selection function, while \overline{OE} be made a common connection to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

8

System considerations

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and VPP to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7µF bulk electrolytic capacitor should be used between VCC and VPP for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.




Figure 1. A.C. waveforms for read operation






Figure 2. Programming waveforms

7th May '99

9



Note: Either 105µs or 30µs pulse.



7th May '99

10

Holtek Semiconductor Inc. (Headquarters)

No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C. Tel: 886-3-563-1999 Fax: 886-3-563-1189

Holtek Semiconductor Inc. (Taipei Office)

5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C. Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Microelectronics Enterprises Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Copyright © 1999 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

11