



# HT9202A/B/C/D/F/G/H/L/S

## 1-Memory/2-Memory Tone/Pulse Dialer

Faxback Doc. # 9007546

### Features

- Universal specification
- Operating voltage: 2.0V~5.5V
- Low stand-by current
- Low memory retention current: 0.1μA (Typ.)
- Tone/pulse switchable
- Interface with LCD driver
- 32 digits for redialing
- 32 digits for the SA memory dialing
- One-key redialing
- Pause and P→T key for PBX
- 4×4 keyboard matrix
- 3.58MHz crystal or ceramic resonator
- Hand-free control
- Hold-line control
- Pause, P→T can be saved for redialing
- Lock function for the HT9202L
- Resistor options:
  - M/B ratio
  - Flash function and flash time
  - Pause and P→T duration
  - Pulse number
- Memory number:
  - HT9202A/B/C/D/S: 2 memories
  - HT9202F/G/H/L: 1 memory

### General Description

The HT9202 series tone/pulse dialers are CMOS LSIs for the telecommunication system. They are designed to meet various dialing specifications through resistor options matrix.

The HT9202 series tone/pulse dialers are offered in various packages from 16 DIP to 24 SDIP. The 16 DIP version is suitable for low

cost applications, while the 24 SDIP version supplies versatile functions such as: Hold-line, Hand-free and LCD dialing number display interface, all of which are suitable for feature phone applications.









The HT9202L provides a long distance call lock for PABX.

### Selection Table

Function Item	Memory No.	Memory Dialing	Hold-Line	Hand-Free	LCD Interface	Lock Function	Flash Function	Flash Time (ms)	Pulse No.	Tone Duration (ms)	Inter-Tone-Pause (ms)
HT9202A - 18 DIP	2	SA,R	—	—	—	—	Control	600	N,N+1 10-N	82.5	85.5
							Digit	600/300/98			
HT9202B - 22 SDIP	2	SA,R	√	√	—	—	Control	600	N,N+1 10-N	82.5	85.5
							Digit	600/300/98			
HT9202C - 20 DIP	2	SA,R	—	—	√	—	Control	600	N,N+1 10-N	82.5	85.5
							Digit	600/300/98			
HT9202D - 24 SDIP	2	SA,R	√	√	√	—	Control	600	N,N+1 10-N	82.5	85.5
							Digit	600/300/98			
HT9202F - 18 DIP	1	R	—	—	—	—	Control	600	N,N+1 10-N	82.5	85.5
							Digit	600/300/98			
HT9202G - 16 DIP	1	R	—	—	—	—	Control	600	N	100	106
							Digit	600/300/98			
HT9202H - 18 DIP	1	R/P	—	—	—	—	Control	600	N,N+1 10-N	82.5	85.5
							Digit	600/300/98			
HT9202L - 18 DIP	1	R	—	—	—	√	Control	600	N,N+1 10-N	82.5	85.5
							Digit	600/300/98			
HT9202S - 20 DIP	2	SA,R	√	—	—	—	Control	600	N,N+1 10-N	82.5	85.5
							Digit	600/300/98			


8th Feb '96

Package Information




Keyboard Information


HT9202A/B/C/D/S



HT9202F/G/L




HT9202H




Note: HT9202F/L:  $\overline{C4}^* = \overline{C4}$   
 HT9202G:  $\overline{C4} = \overline{HKS}$

Block Diagram

HT9202A/B/C/D/S



HT9202F/G/H/L




Pin Description

Pin Name	I/O	Internal Connection	Description
$\overline{C1-C4}$ $\overline{R1-R4}$	I/O	CMOS IN/OUT	These pins construct a 4x4 keyboard matrix to perform the keyboard input detecting and dialing specification setting functions. When on-hook ( $\overline{HKS}$ =high) all the pins are set to high. While off-hook the column group ( $\overline{C1-C4}$ ) stays low and the row group ( $\overline{R1-R4}$ ) is set to high for key input detecting. An inexpensive single contact 4x4 keyboard can be used as an input device. Pressing a key connects a single column to a single row, and actuates the system oscillator to result in a dialing signal output. If more than two keys are pressed at the same time, no response can be brought about. The key-in debounce time is 20ms. Refer to the keyboard table for keyboard arrangement and to the functional description for dialing specification selection.
X1	I	OSCILLATOR	The system oscillator consists of an inverter, a bias resistor and the necessary load capacitor on chip. Connecting a standard 3.579545MHz crystal or ceramic resonator to X1 and X2 terminals can implement the oscillator function. The oscillator is turned off in the stand-by mode, and is actuated whenever a keyboard entry is detected.
X2	O		
$\overline{XMUTE}$	O	NMOS OUT	The $\overline{XMUTE}$ is an NMOS open drain structure pulled to VSS during dialing signal transmitting. Otherwise, it is an open circuit. The $\overline{XMUTE}$ is used to mute the speech circuit when transmitting the dial signal.

Pin Name	I/O	Internal Connection	Description
$\overline{\text{HKS}}$	I	CMOS IN	<p>This pin is used to monitor the status of the hook-switch and its combination with HFI can control the <math>\overline{\text{PO}}</math> pin output to make or break the line.</p> <p><math>\overline{\text{HKS}}=\text{VDD}</math>: On-hook state (<math>\overline{\text{PO}}=\text{low}</math>). Except HFI/<math>\overline{\text{HDI}}</math> (hand-free/hold-line control input), other functions are all disabled.</p> <p><math>\overline{\text{HKS}}=\text{VSS}</math>: Off-hook state (<math>\overline{\text{PO}}=\text{high}</math>). The chip is in the stand-by mode and ready to receive the key input.</p>
$\overline{\text{PO}}$	O	CMOS OUT	<p>This pin is a CMOS output structure which receives <math>\overline{\text{HKS}}</math> and HFO signals to control the dialer so as to connect or disconnect the telephone line.</p> <p><math>\overline{\text{PO}}</math> outputs low to break line when <math>\overline{\text{HKS}}</math> is high (on-hook) and HFO is low (hand-free inactive). <math>\overline{\text{PO}}</math> outputs high to make line when <math>\overline{\text{HKS}}</math> is low (off-hook) or HFO is high or HDO is high. During the off-hook state, the pin also outputs the dialing pulse train in pulse mode dialing. While in the tone mode, this pin is always high.</p>
MODE	I/O	CMOS IN/OUT	<p>This is a three-state input/output pin, provided to the user for selecting a dialing mode among Tone/20pps/10pps.</p> <p>MODE=VDD: Pulse mode, 10pps.</p> <p>MODE=OPEN: Pulse mode, 20pps.</p> <p>MODE=VSS: Tone mode.</p> <p>During the pulse mode dialing, switching this pin to the tone mode changes the following entrance of digits to the tone mode. When the chips are working in the tone mode, the switching from tone to the pulse mode will be recognized.</p>
DTMF	O	CMOS OUT	<p>This pin is active only when the chip transmits tone dialing signals. Otherwise, it always outputs low. The pin outputs tone signals to drive the external transmitter amplifier circuit. The load resistor should not be less than 5K<math>\Omega</math>.</p>
$\overline{\text{HDI}}$	I	CMOS IN Pull-High	<p>This pin is a schmitt trigger input structure. Active low. Applying a negative going pulse to this pin can toggle the HDO output once.</p> <p>An external RC network is recommended to use for the input debouncing. The pull-high resistance is 200K<math>\Omega</math> typically.</p>
HDO	O	CMOS OUT	<p>The HDO is a CMOS output structure. Its output is toggle-controlled by a negative transition on <math>\overline{\text{HDI}}</math>. When HDO is toggled to high, <math>\overline{\text{PO}}</math> keeps high to hold the line. The hold function can be released by setting HFO high or by an on-off hook operation or by another <math>\overline{\text{HDI}}</math> input. The HDO pin can directly drive the HT3810 series melody generator to produce hold-line back ground melody. Refer to the functional description for the hold-line function.</p>

Pin Name	I/O	Internal Connection	Description
HFI	I	CMOS IN Pull-Low	This pin is a schmitt trigger input structure. Active high. Applying a positive going pulse to HFI can toggle the HFO once and hence control the hand-free function. The pull-low resistance of HFI is 200KΩ typically. An external RC network is recommended to use for the input debouncing.
HFO	O	CMOS OUT	The HFO is a CMOS output structure. Its output is toggle-controlled by a positive transition on HFI pin. When HFO is high, the hand-free function is enabled and PO outputs high to connect the line. The hand-free function can be released by setting HDO high or by an on-off-hook operation or by another HFI input. Refer to the functional description for the hand-free functional operation.
LOCK	I/O	CMOS IN/OUT	This is a three-state input/output pin, provided to the user for controlling the long distance call function with a lock-switch. LOCK=VDD: Normal dialing. LOCK=OPEN: "0, 9" is inhibited for use as the first key input. LOCK=VSS: "0" is inhibited for use as the first key input.
DOUT	O	NMOS OUT	This is an NMOS open drain output pin. It outputs the BCD code of the dialing digits to the LCD driver chip (HT16XX series) or μC for dialing number display. Refer to the functional description for the detailed timing.
CLOCK	O	NMOS OUT	NMOS open drain output. When dialing, it outputs a series of pulse trains for the DOUT data synchronization. The DOUT data is valid at the falling edge of clock.
VDD	I	—	Positive power supply, 2.0V~5.5V for normal operation.
VSS	I	—	Negative power supply

**Approximate Internal connection circuits**



**Absolute Maximum Ratings**

Supply Voltage ..... -0.3V to 6V      Input Voltage .....  $V_{SS}-0.3$  to  $V_{DD}+0.3V$   
 Storage Temperature ..... -50°C to 125°C      Operating Temperature ..... -20°C to 75°C

**Electrical Characteristics**

 (F<sub>OSC</sub>=3.5795MHz, T<sub>a</sub>=25°C)

Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Condition				
V <sub>DD</sub>	Operating Voltage	—	—	2	—	5.5	V
I <sub>DD</sub>	Operating Current	2.5V	Pulse	—	0.2	1	mA
			Tone	Off-hook Keypad entry No load	—	0.6	2
I <sub>STB</sub>	Stand-by Current	1V	On-hook, no load No entry	—	—	1	μA
V <sub>R</sub>	Memory Retention Voltage	—	—	1	—	5.5	V
I <sub>R</sub>	Memory Retention Current	1V	On-hook	—	0.1	0.2	μA
V <sub>IL</sub>	Input Low Voltage	—	—	V <sub>SS</sub>	—	0.2V <sub>DD</sub>	V
V <sub>IH</sub>	Input High Voltage	—	—	0.8V <sub>DD</sub>	—	V <sub>DD</sub>	V
I <sub>XMO</sub>	$\overline{XMUTE}$ Leakage Current	—	V <sub>XMUTE</sub> =12V No entry	—	—	1	μA
I <sub>OLXM</sub>	$\overline{XMUTE}$ Sink Current	2.5V	V <sub>XMUTE</sub> =0.5V	1	—	—	mA
I <sub>HKS</sub>	$\overline{HKS}$ Pin Input Current	2.5V	V <sub>HKS</sub> =2.5V	—	—	0.1	μA
R <sub>HFI</sub>	HFI Pull-Low Resistance	2.5V	V <sub>HFI</sub> =2.5V	—	200	—	KΩ
R <sub>HDI</sub>	$\overline{HDI}$ Pull-High Resistance	2.5V	V <sub>HDI</sub> =0V	—	200	—	KΩ
I <sub>OH1</sub>	Keypad Pin Source Current	2.5V	V <sub>OH</sub> =0V	-4	—	-40	μA
I <sub>OL1</sub>	Keypad Pin Sink Current	2.5V	V <sub>OL</sub> =2.5V	200	400	—	μA
I <sub>OH2</sub>	HFO Pin Source Current	2.5V	V <sub>OH</sub> =2V	-1	—	—	mA
I <sub>OL2</sub>	HFO Pin Sink Current	2.5V	V <sub>OL</sub> =0.5V	1	—	—	mA
I <sub>OH3</sub>	HDO Pin Source Current	2.5V	V <sub>OH</sub> =2V	-1	—	—	mA
I <sub>OL3</sub>	HDO Pin Sink Current	2.5V	V <sub>OL</sub> =0.5V	1	—	—	mA
T <sub>FP</sub>	Pause Time After Flash	—	Control key	—	0.2	—	s
			Digit key	—	1	—	
T <sub>RP</sub>	One-key Redialing Pause Time	—	One-key redialing	—	1	—	s
T <sub>DB</sub>	Key-in Debounce Time	—	—	—	20	—	ms
T <sub>BRK</sub>	Break Time for One-key Redialing	—	One-key redialing	—	2	—	s
F <sub>OSC</sub>	System Frequency	—	Crystal=3.5795MHz	3.5759	3.5795	3.5831	MHz

**Pulse Mode Electrical Characteristics**

(Fosc=3.5795MHz, Ta=25°C)

Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
		VDD	Condition				
I <sub>POH</sub>	$\overline{PO}$ Output Source Current	2.5V	V <sub>OH</sub> =2V	-0.2	—	—	mA
I <sub>POL</sub>	$\overline{PO}$ Output Sink Current	2.5V	V <sub>OL</sub> =0.5V	0.2	0.6	—	mA
PR	Pulse Rate	—	MODE pin is connected to VDD.	—	10	—	pps
			MODE pin is opened.	—	20	—	
M/B	Make/Break Ratio	—	A resistor is linked between $\overline{R2}$ and $\overline{C1}$ .	—	33:66	—	%
			No resistor is linked between $\overline{R2}$ and $\overline{C1}$ .	—	40:60	—	
T <sub>PDP</sub>	Pre-digit-pause Time	—	M/B ratio=40:60	—	40 (10pps) 20 (20pps)	—	ms
			M/B ratio=33:66	—	33 (10pps) 17 (20pps)	—	
T <sub>IDP</sub>	Inter-digit-pause Time	—	Pulse rate=10pps	—	800	—	ms
			Pulse rate=20pps	—	500	—	
T <sub>M</sub>	Pulse Make Duration	—	A resistor is linked between $\overline{R2}$ and $\overline{C1}$ .	—	33 (10pps) 17 (20pps)	—	ms
			No resistor is linked between $\overline{R2}$ and $\overline{C1}$ .	—	40 (10pps) 20 (20pps)	—	
T <sub>B</sub>	Pulse Break Duration	—	A resistor is linked between $\overline{R2}$ and $\overline{C1}$ .	—	66 (10pps) 33 (20pps)	—	ms
			No resistor is linked between $\overline{R2}$ and $\overline{C1}$ .	—	60 (10pps) 30 (20pps)	—	

**Tone Mode Electrical Characteristics**

(Fosc=3.5795MHz, Ta=25°C)

Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
		VDD	Condition				
V <sub>TDC</sub>	DTMF Output DC Level	—	—	0.45V <sub>DD</sub>	—	0.7V <sub>DD</sub>	V
I <sub>TOL</sub>	DTMF Sink Current	2.5V	V <sub>DTMF</sub> =0.5V	0.1	—	—	mA
V <sub>TAC</sub>	DTMF Output AC Level	—	Row group, R <sub>L</sub> =5KΩ	0.12	0.155	0.18	V <sub>r.m.s</sub>

8th Feb '96



Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit	
		V <sub>DD</sub>	Condition					
R <sub>L</sub>	DTMF Output Load	2.5V	THD ≤ -23dB	5	—	—	KΩ	
ACR	Column Pre-emphasis	2.5V	Row group=0dB	1	2	3	dB	
THD	Tone Signal Distortion	2.5V	R <sub>L</sub> =5KΩ	—	-30	-23	dB	
T <sub>TMIN</sub>	Minimum Tone Duration	—	Auto-redial	HT9202A/B/C/D/F/H/L/S	—	82.5	—	ms
				HT9202G	—	100	—	ms
T <sub>TIPM</sub>	Minimum Inter-tone Pause	—	Auto-redial	HT9202A/B/C/D/F/H/L/S	—	85.5	—	ms
				HT9202G	—	106	—	ms

$$\text{THD (Distortion) (dB)} = 20 \log \left( \frac{\sqrt{V_1^2 + V_2^2 + \dots + V_n^2}}{\sqrt{V_i^2 + V_h^2}} \right)$$

V<sub>i</sub>, V<sub>h</sub>: Row group and column group signals

V<sub>1</sub>, V<sub>2</sub>, ... V<sub>n</sub>: Harmonic signals (BW=300Hz~3500Hz)

## Functional Description

### Keyboard matrix

The  $\overline{C1}$ – $\overline{C4}$  and  $\overline{R1}$ – $\overline{R4}$  make up of a keyboard matrix. Together with a standard 4×4 keyboard, the keyboard matrix is used for dialing entrance. In addition, the keyboard matrix provides resistor option for different dialing specification selections. The keyboard arrangement for each of the HT9202 series are listed in **Keyboard Information**.

### Tone frequency

Tone Name	Output Frequency (Hz)		% Error
	Specified	Actual	
$\overline{R1}$	697	699	+0.29%
$\overline{R2}$	770	766	-0.52%
$\overline{R3}$	852	847	-0.59%
$\overline{R4}$	941	948	+0.74%
$\overline{C1}$	1209	1215	+0.50%
$\overline{C2}$	1336	1332	-0.30%
$\overline{C3}$	1477	1472	-0.34%

% Error does not contain the crystal frequency drift.