

Very High CMR, Wide V_{CC} Logic Gate Optocouplers

Technical Data

HCPL-2201 **HCPL-2202**
HCPL-2211 **HCPL-2212**
HCPL-2231 **HCPL-2232**
HCPL-0201 **HCPL-0211**
HCNW2201 **HCNW2211**

Features

- **10 kV/μs Minimum Common Mode Rejection (CMR) at V_{CM} = 1000 V (HCPL-2211/2212/0211/2232, HCNW2211)**
- **Wide Operating V_{CC} Range: 4.5 to 20 Volts**
- **300 ns Propagation Delay Guaranteed over the Full Temperature Range**
- **5 Mbd Typical Signal Rate**
- **Low Input Current (1.6 mA to 1.8 mA)**
- **Hysteresis**
- **Totem Pole Output (No Pullup Resistor Required)**
- **Available in 8-Pin DIP, SOIC-8, Widebody Packages**
- **Guaranteed Performance from -40°C to 85°C**
- **Safety Approval**
 UL Recognized -2500 V rms for 1 minute (5000 V rms for 1 minute for HCNW22XX) per UL1577
 CSA Approved
 VDE 0884 Approved with
 V_{IORM} = 630 V peak (HCPL-2211/2212 Option 060 only) and V_{IORM} = 1414 V peak (HCNW22XX only)
 BSI Certified (HCNW22XX only)

- **MIL-STD-1772 Version Available (HCPL-52XX/62XX)**

Applications


- **Isolation of High Speed Logic Systems**
- **Computer-Peripheral Interfaces**
- **Microprocessor System Interfaces**
- **Ground Loop Elimination**
- **Pulse Transformer Replacement**
- **High Speed Line Receiver**
- **Power Control Systems**

Description

The HCPL-22XX, HCPL-02XX, and HCNW22XX are optically-coupled logic gates. The HCPL-22XX, and HCPL-02XX contain a GaAsP LED while the HCNW22XX contains an AlGaAs LED. The detectors have totem pole output stages and optical receiver input stages with built-in Schmitt triggers to provide logic-compatible waveforms, eliminating the need for additional waveshaping.

A superior internal shield on the HCPL-2211/12, HCPL-0211,

Functional Diagram



A 0.1 μF bypass capacitor must be connected between pins 5 and 8.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

HCPL-2232 and HCNW2211 guarantees common mode transient immunity of 10 kV/μs at a common mode voltage of 1000 volts.

The electrical and switching characteristics of the HCPL-22XX, HCPL-02XX and HCNW22XX are guaranteed from -40°C to +85°C and a V_{CC} from 4.5 volts to 20 volts. Low I_F and

wide V_{CC} range allow compatibility with TTL, LSTTL, and CMOS logic and result in lower power consumption compared to other high speed couplers. Logic signals are transmitted with a typical propagation delay of 150 ns.

Selection Guide

| Minimum CMR | | Input On-Current (mA) | 8-Pin DIP (300 Mil) | | Small-Outline SO-8 | Widebody (400 Mil) | Hermetic |
|----------------------|---------------------|-----------------------|--|----------------------|------------------------|------------------------|--|
| dV/dt (V/μs) | V _{CM} (V) | | Single Channel Package | Dual Channel Package | Single Channel Package | Single Channel Package | Single and Dual Channel Packages |
| 1,000 | 50 | 1.6 | HCPL-2200 ^[1,2] HCPL-2201 HCPL-2202 | | HCPL-0201 | HCNW2201 | |
| | | 1.8 | | HCPL-2231 | | | |
| 2,500 | 400 | 1.6 | HCPL-2219 ^[1,2] | | | | |
| 5,000 ^[3] | 300 ^[3] | 1.6 | HCPL-2211 HCPL-2212 | | HCPL-0211 | HCNW2211 | |
| | | 1.8 | | HCPL-2232 | | | |
| 1,000 | 50 | 2.0 | | | | | HCPL-52XX ^[2] HCPL-62XX ^[2] |

Notes:

1. HCPL-2200/2219 devices include output enable/disable function.
2. Technical data for the HCPL-2200/2219, HCPL-52XX and HCPL-62XX are on separate HP publications.
3. Minimum CMR of 10 kV/μs with V_{CM} = 1000 V can be achieved with input current, I_F, of 5 mA.

Ordering Information

Specify Part Number followed by Option Number (if desired).

Example:

HCPL-2211#XXX


- 060 = VDE 0884 V_{IORM} = 630 V_{peak} Option*
- 300 = Gull Wing Surface Mount Option**
- 500 = Tape and Reel Packaging Option

Option data sheets available. Contact your Hewlett-Packard sales representative or authorized distributor for information.

*For HCPL-2211/2212 only.




**Gull wing surface mount option applies to through hole parts only.

Schematic







Package Outline Drawings

8-Pin DIP Package (HCPL-2201/02/11/12/31/32)




DIMENSIONS IN MILLIMETERS AND (INCHES).
 *MARKING CODE LETTER FOR OPTION NUMBERS
 "V" = OPTION 060
 OPTION NUMBERS 300 AND 500 NOT MARKED.

8-Pin DIP Package with Gull Wing Surface Mount Option 300 (HCPL-2201/02/11/12/31/32)




DIMENSIONS IN MILLIMETERS (INCHES).
 LEAD COPLANARITY = 0.10 mm (0.004 INCHES).


Small-Outline SO-8 Package (HCPL-0201/11)




8-Pin Widebody DIP Package (HCNW2201/11)



8-Pin Widebody DIP Package with Gull Wing Surface Mount Option 300 (HCNW2201/11)



Solder Reflow Temperature Profile (HCPL-02XX and Gull Wing Surface Mount Option 300 Parts)



Note: Use of nonchlorine activated fluxes is highly recommended.

Regulatory Information

The HCPL-22XX/02XX and HCNW22XX have been approved by the following organizations:

UL

Recognized under UL 1577, Component Recognition Program, File E55361.

CSA

Approved under CSA Component Acceptance Notice #5, File CA 88324.

VDE

Approved according to VDE 0884/06.92. (HCPL-2211/2212 Option 060 and HCNW22XX only)

BSI

Certification according to BS415:1994, (BS EN60065:1994); BS EN60950:1992 (BS7002:1992) and EN41003:1993 for Class II applications. (HCNW22XX only)

Insulation and Safety Related Specifications**8-pin DIP Package**

| Parameter | Symbol | 8-Pin DIP (300 Mil) Value | SO-8 Value | Widebody (400 Mil) Value | Units | Conditions |
|---|--------|---------------------------|------------|--------------------------|-------|--|
| Minimum External Air Gap (External Clearance) | L(101) | 7.1 | 4.9 | 9.6 | mm | Measured from input terminals to output terminals, shortest distance through air. |
| Minimum External Tracking (External Creepage) | L(102) | 7.4 | 4.8 | 10.0 | mm | Measured from input terminals to output terminals, shortest distance path along body. |
| Minimum Internal Plastic Gap (Internal Clearance) | | 0.08 | 0.08 | 1.0 | mm | Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity. |
| Minimum Internal Tracking (Internal Creepage) | | NA | NA | 4.0 | mm | Measured from input terminals to output terminals, along internal cavity. |
| Tracking Resistance (Comparative Tracking Index) | CTI | 200 | 200 | 200 | Volts | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group | | IIIa | IIIa | IIIa | | Material Group (DIN VDE 0110, 1/89, Table 1) |

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

**VDE 0884 Insulation Related Characteristics
(HCPL-2211/2212 Option 060 ONLY)**

| Description | Symbol | Characteristic | Units |
|--|----------------|----------------|-------------------|
| Installation classification per DIN VDE 0110/1.89, Table 1 for rated mains voltage ≤ 300 V rms for rated mains voltage ≤ 450 V rms | | I-IV | |
| | | I-III | |
| Climatic Classification | | 55/85/21 | |
| Pollution Degree (DIN VDE 0110/1.89) | | 2 | |
| Maximum Working Insulation Voltage | V_{IORM} | 630 | V _{peak} |
| Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ sec, Partial Discharge < 5 pC | V_{PR} | 1181 | V _{peak} |
| Input to Output Test Voltage, Method a* $V_{IORM} \times 1.5 = V_{PR}$, Type and sample test, $t_m = 60$ sec, Partial Discharge < 5 pC | V_{PR} | 945 | V _{peak} |
| Highest Allowable Overvoltage* (Transient Overvoltage, $t_{ini} = 10$ sec) | V_{IOTM} | 6000 | V _{peak} |
| Safety Limiting Values (Maximum values allowed in the event of a failure, also see Figure 12, Thermal Derating curve.) | T_S | 175 | °C |
| | $I_{S,OUTPUT}$ | 230 | mA |
| | $P_{S,OUTPUT}$ | 600 | mW |
| Insulation Resistance at T_S , $V_{IO} = 500$ V | R_S | $\geq 10^9$ | Ω |

*Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section (VDE 0884), for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

VDE 0884 Insulation Related Characteristics (HCNW22XX ONLY)

| Description | Symbol | Characteristic | Units |
|--|--|-------------------|-------------------|
| Installation classification per DIN VDE 0110/1.89, Table 1 for rated mains voltage ≤ 600 V rms for rated mains voltage ≤ 1000 V rms | | I-IV | |
| | | I-III | |
| Climatic Classification | | 55/100/21 | |
| Pollution Degree (DIN VDE 0110/1.89) | | 2 | |
| Maximum Working Insulation Voltage | V_{IORM} | 1414 | V _{peak} |
| Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ sec, Partial Discharge < 5 pC | V_{PR} | 2652 | V _{peak} |
| Input to Output Test Voltage, Method a* $V_{IORM} \times 1.5 = V_{PR}$, Type and sample test, $t_m = 60$ sec, Partial Discharge < 5 pC | V_{PR} | 2121 | V _{peak} |
| Highest Allowable Overvoltage* (Transient Overvoltage, $t_{ini} = 10$ sec) | V_{IOTM} | 8000 | V _{peak} |
| Safety Limiting Values (Maximum values allowed in the event of a failure, also see Figure 12, Thermal Derating curve.) Case Temperature Current (Input Current I_F , $P_S = 0$) Output Power | T_S $I_{S,INPUT}$ $P_{S,OUTPUT}$ | 150 400 700 | °C mA mW |
| Insulation Resistance at T_S , $V_{IO} = 500$ V | R_S | $\geq 10^9$ | Ω |

*Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section (VDE 0884), for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units | Note |
|---|---------------|--|------|-------|------|
| Storage Temperature | T_S | -55 | 125 | °C | |
| Operating Temperature | T_A | -40 | 85 | °C | |
| Average Forward Input Current | $I_{F(AVG)}$ | | 10 | mA | 1 |
| Peak Transient Input Current (≤ 1 μ s Pulse Width, 300 pps) (≤ 200 μ s Pulse Width, < 1% Duty Cycle) | $I_{F(TRAN)}$ | | 1.0 | A | 1 |
| | | HCNW22XX | 40 | mA | |
| Reverse Input Voltage | V_R | | 5 | V | 1 |
| | | HCNW22XX | 3 | | |
| Average Output Current | I_O | | 25 | mA | 1 |
| Supply Voltage | V_{CC} | 0 | 20 | V | |
| Output Voltage | V_O | -0.5 | 20 | V | 1 |
| Total Package Power Dissipation | P_T | | 210 | mW | 2 |
| | | HCPL-223X | 294 | | |
| Output Power Dissipation | P_O | See Figure 7 | | | 1 |
| Lead Solder Temperature (Through Hole Parts Only) | | 260°C for 10 sec., 1.6 mm below seating plane | | | |
| | HCNW22XX | 260°C for 10 sec., up to seating plane | | | |
| Solder Reflow Temperature Profile (Surface Mount Parts Only) | | See Package Outline Drawings section | | | |

Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Units |
|-----------------------------|--------------|------|------|-----------|
| Power Supply Voltage | V_{CC} | 4.5 | 20 | V |
| Forward Input Current (ON) | $I_{F(ON)}$ | 1.6* | 5 | mA |
| HCPL-223X | | 1.8† | | |
| Forward Input Voltage (OFF) | $V_{F(OFF)}$ | - | 0.8 | V |
| Operating Temperature | T_A | -40 | 85 | °C |
| Junction Temperature | T_J | -40 | 125 | °C |
| Fan Out | N | | 4 | TTL Loads |

*The initial switching threshold is 1.6 mA or less. It is recommended that 2.2 mA be used to permit at least a 20% LED degradation guardband.

†The initial switching threshold is 1.8 mA or less. It is recommended that 2.5 mA be used to permit at least a 20% LED degradation guardband.

Electrical Specifications

$-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, $4.5\text{ V} \leq V_{CC} \leq 20\text{ V}$, $1.6\text{ mA} \leq I_{F(ON)}^* \leq 5\text{ mA}$, $0\text{ V} \leq V_{F(OFF)} \leq 0.8\text{ V}$, unless otherwise specified. All Typical at $T_A = 25^{\circ}\text{C}$. See Note 7.

| Parameter | Sym. | Min. | Typ. | Max. | Units | Test Conditions | Fig. | Note |
|--|---------------------------------|------|------|------|---------------|---|--|------|
| Logic Low Output Voltage | V_{OL} | | | 0.5 | V | $I_{OL} = 6.4\text{ mA}$ (4 TTL Loads) | 1, 3 | 1 |
| Logic High Output Voltage | V_{OH} | 2.4 | ** | | V | $I_{OH} = -2.6\text{ mA}$ | 2, 3, 8 | 1 |
| | | 2.7 | | | | $I_{OH} = -0.4\text{ mA}$ | | |
| Output Leakage Current ($V_{OUT} > V_{CC}$) | I_{OHH} | | | 100 | μA | $V_O = 5.5\text{ V}$ | $I_F = 5\text{ mA}$ | 1 |
| | | | | 500 | | $V_O = 20\text{ V}$ | | |
| Logic Low Supply Current HCPL-223X | I_{CCL} | | 3.7 | 6.0 | mA | $V_{CC} = 5.5\text{ V}$ | $V_F = 0\text{ V}$ $I_O = \text{Open}$ | |
| | | | 4.3 | 7.0 | | $V_{CC} = 20\text{ V}$ | | |
| | | | 7.4 | 12.0 | | $V_{CC} = 5.5\text{ V}$ | | |
| | | | 8.6 | 14.0 | | $V_{CC} = 20\text{ V}$ | | |
| Logic High Supply Current HCPL-223X | I_{CCH} | | 2.4 | 4.0 | mA | $V_{CC} = 5.5\text{ V}$ | $I_F = 5\text{ mA}$ $I_O = \text{Open}$ | |
| | | | 2.7 | 5.0 | | $V_{CC} = 20\text{ V}$ | | |
| | | | 4.8 | 8.0 | | $V_{CC} = 5.5\text{ V}$ | | |
| | | | 5.4 | 10.0 | | $V_{CC} = 20\text{ V}$ | | |
| Logic Low Short Circuit Output Current | I_{OSL} | 15 | | | mA | $V_O = V_{CC} = 5.5\text{ V}$ | $V_F = 0\text{ V}$ | 1, 3 |
| | | 20 | | | | $V_O = V_{CC} = 20\text{ V}$ | | |
| Logic High Short Circuit Output Current | I_{OSH} | | | -10 | mA | $V_{CC} = 5.5\text{ V}$ | $I_F = 5\text{ mA}$ $V_O = \text{GND}$ | 1, 3 |
| | | | | -20 | | $V_{CC} = 20\text{ V}$ | | |
| Input Forward Voltage HCNW22XX | V_F | | 1.5 | 1.7 | V | $T_A = 25^{\circ}\text{C}$ | $I_F = 5\text{ mA}$ | 4 |
| | | | | 1.85 | | | | |
| | | | 1.5 | 1.82 | | $T_A = 25^{\circ}\text{C}$ | | |
| | | | | 1.95 | | | | |
| Input Reverse Breakdown Voltage HCNW22XX | BV_R | 5 | | | V | $I_R = 10\text{ }\mu\text{A}$ | | 1 |
| | | 3 | | | | $I_R = 100\text{ }\mu\text{A}$ | | |
| Input Diode Temperature Coefficient HCNW22XX | $\frac{\Delta V_F}{\Delta T_A}$ | | -1.7 | | mV/°C | $I_F = 5\text{ mA}$ | | |
| | | | -1.4 | | | | | |
| Input Capacitance HCNW22XX | C_{IN} | | 60 | | pF | $f = 1\text{ MHz}$, $V_F = 0\text{ V}$ | | 1, 4 |
| | | | 70 | | | | | |

*For HCPL-223X, $1.8\text{ mA} \leq I_{F(ON)} \leq 5\text{ mA}$.

**Typical $V_{OH} = V_{CC} - 2.1\text{ V}$.

Switching Specifications (AC)

$-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, $4.5\text{ V} \leq V_{CC} \leq 20\text{ V}$, $1.6\text{ mA} \leq I_{F(\text{ON})}^* \leq 5\text{ mA}$, $0\text{ V} \leq V_{F(\text{OFF})} \leq 0.8\text{ V}$.

All Typical at $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$, $I_{F(\text{ON})} = 3\text{ mA}$ unless otherwise specified.

| Parameter | Sym. | Min. | Typ. | Max. | Units | Test Conditions | Fig. | Note |
|---|------------------|------|------|------|-------|---------------------------|------|------|
| Propagation Delay Time to Logic Low Output Level | t_{PHL} | | 150 | | ns | Without Peaking Capacitor | 5, 6 | 1, 6 |
| | | | 160 | | | HCNW22XX | | |
| Propagation Delay Time to Logic High Output Level | t_{PLH} | | 110 | | ns | Without Peaking Capacitor | 5, 6 | 1, 6 |
| | | | 180 | | | HCNW22XX | | |
| Output Rise Time (10-90%) | t_r | | 30 | | ns | | 5, 9 | 1 |
| Output Fall Time (90-10%) | t_f | | 7 | | ns | | 5, 9 | 1 |

| Parameter | Sym. | Device | Min. | Units | Test Conditions | | Fig. | Note |
|---|----------|--|--------|------------------|---|---|------|------|
| Logic High Common Mode Transient Immunity | $ CM_H $ | HCPL-2201/02 HCPL-0201 HCPL-2231 HCNW2201 | 1,000 | V/ μs | $ V_{CM} = 50\text{ V}$ $I_F = 1.6\text{ mA}^\dagger$ | $V_{CC} = 5\text{ V}$ $T_A = 25^{\circ}\text{C}$ | 10 | 1, 7 |
| | | HCPL-2211/12 HCPL-0211 HCPL-2232 HCNW2211 | 5,000 | V/ μs | $ V_{CM} = 300\text{ V}$ $I_F = 1.6\text{ mA}^\ddagger$ | | | |
| | | | 10,000 | V/ μs | $ V_{CM} = 1\text{ kV}$ $I_F = 5.0\text{ mA}$ | | | |
| Logic Low Common Mode Transient Immunity | $ CM_L $ | HCPL-2201/02 HCPL-0201 HCPL-2231 HCNW2201 | 1,000 | V/ μs | $ V_{CM} = 50\text{ V}$ | $V_F = 0\text{ V}$ $V_{CC} = 5\text{ V}$ $T_A = 25^{\circ}\text{C}$ | 10 | 1, 7 |
| | | HCPL-2211/12 HCPL-0211 HCPL-2232 HCNW2211 | 10,000 | V/ μs | $ V_{CM} = 1\text{ kV}$ | | | |

*For HCPL-223X, $1.8\text{ mA} \leq I_{F(\text{ON})} \leq 5\text{ mA}$.

$^\dagger I_F = 1.8\text{ mA}$ for HCPL-2231.

$^\ddagger I_F = 1.8\text{ mA}$ for HCPL-2232.

Package Characteristics

| Parameter | Sym. | Min. | Typ. | Max. | Units | Test Conditions | Fig. | Note |
|---|------------------|------------------|------------------|------|-------|---|------|-------|
| Input-Output Momentary Withstand Voltage* | V _{ISO} | 2500 | | | V rms | RH < 50%, t = 1 min. T _A = 25°C | | 5, 10 |
| HCNW22XX | | 5000 | | | | | | 5, 11 |
| Input-Output Resistance | R _{I-O} | | 10 ¹² | | Ω | V _{I-O} = 500 Vdc T _A = 25°C | | 5 |
| HCNW22XX | | 10 ¹² | 10 ¹³ | | | | | |
| | | 10 ¹¹ | | | | | | |
| Input-Output Capacitance | C _{I-O} | | 0.6 | | pF | f = 1 MHz, T _A = 25°C | | 5 |
| HCNW22XX | | | 0.5 | 0.6 | | | | |
| Input-Input Insulation Leakage Current | I _{I-I} | | 0.005 | | μA | Relative Humidity = 45%, t = 5 s, V _{I-I} = 500 V | | 12 |
| Resistance (Input-Input) | R _{I-I} | | 10 ¹¹ | | Ω | V _{I-I} = 500 V | | 12 |
| Capacitance (Input-Input) | C _{I-I} | | 0.25 | | pF | f = 1 MHz | | 12 |

*The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Characteristics Table (if applicable), your equipment level safety specification or HP Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage," publication number 5963-2203E.

Notes:

- Each channel.
- Derate total package power dissipation, P_T, linearly above 70°C free-air temperature at a rate of 4.5 mW/°C.
- Duration of output short circuit time should not exceed 10 ms.
- For single devices, input capacitance is measured between pin 2 and pin 3.
- Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.
- The t_{PLH} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the output pulse. The t_{PHL} propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 V point on the trailing edge of the output pulse.
- CM_H is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state, V_O > 2.0 V. CM_L is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state, V_O < 0.8 V.
- For HCPL-2202/12, V_O is on pin 6.
- Use of a 0.1 μF bypass capacitor connected between pins 5 and 8 is recommended.
- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 3000 V rms for one second (leakage detection current limit, I_{I-O} ≤ 5 μA). This test is performed before the 100% production test for partial discharge (Method b) shown in the VDE 0884 Insulation Characteristics Table, if applicable.
- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 V rms for one second (leakage detection current limit, I_{I-O} ≤ 5 μA). This test is performed before the 100% production test for partial discharge (Method b) shown in the VDE 0884 Insulation Characteristics Table.
- For HCPL-2231/32 only. Measured between pins 1 and 2, shorted together, and pins 3 and 4, shorted together.




Figure 1. Typical Logic Low Output Voltage vs. Temperature.




Figure 2. Typical Logic High Output Current vs. Temperature.




Figure 3. Typical Output Voltage vs. Forward Input Current.





Figure 4. Typical Input Diode Forward Characteristic.




Figure 5. Circuit for t_{PLH}, t_{PHL}, t_r, t_f.

* 0.1 μF BYPASS — SEE NOTE 9.




Figure 6. Typical Propagation Delays vs. Temperature.





Figure 7. Maximum Output Power per Channel vs. Supply Voltage.




Figure 8. Typical Logic High Output Voltage vs. Supply Voltage.




Figure 9. Typical Rise, Fall Time vs. Temperature.




Figure 10. Test Circuit for Common Mode Transient Immunity and Typical Waveforms.




Figure 11. Typical Input Threshold Current vs. Temperature.




Figure 12. Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per VDE 0884.




Figure 13a. Recommended LSTTL to LSTTL Circuit where 500 ns Propagation Delay is Sufficient.




Figure 13b. Recommended LSTTL to LSTTL Circuit for Applications Requiring a Maximum Allowable Propagation Delay of 300 ns.




Figure 14. LSTTL to CMOS Interface Circuit.




Figure 15. Alternative LED Drive Circuit.




Figure 16. Series LED Drive with Open Collector Gate (4.7 k Resistor Shunts I_{OH} from the LED).