

20 MBd High CMR Logic Gate Optocouplers

Technical Data

HCPL-2400 HCPL-2430

Features

- High Speed: 40 MBd Typical Data Rate
- High Common Mode Rejection: HCPL-2400: 10 kV/µs at V_{CM} = 300 V (Typical)
- AC Performance Guaranteed over Temperature
- High Speed AlGaAs Emitter
- Compatible with TTL, STTL, LSTTL, and HCMOS Logic Families
- Totem Pole and Tri State Output (No Pull Up Resistor Required)
- Safety Approval

 UL Recognized 2500 V rms

 for 1 minute per UL1577

 VDE 0884 Approved with

 V_{IORM} = 630 V _{peak} (Option 060) for HCPL-2400

 CSA Approved
- High Power Supply Noise Immunity
- MIL-STD-1772 Version Available (HCPL-5400/1 and HCPL-5430/1)


Applications


- Isolation of High Speed Logic Systems
- Computer-Peripheral Interfaces
- Switching Power Supplies
- Isolated Bus Driver (Networking Applications)
- Ground Loop Elimination
- High Speed Disk Drive I/O
- Digital Isolation for A/D, D/A Conversion
- Pulse Transformer Replacement


Description

The HCPL-2400 and HCPL-2430 high speed optocouplers combine an 820 nm AlGaAs light emitting diode with a high speed photodetector. This combination results in very high data rate capability and low input current. The totem pole output (HCPL-2430) or three state output (HCPL-2400) eliminates the need for a pull up resistor and allows for direct drive of data buses.

Functional Diagram







TRUTH TABLE (POSITIVE LOGIC)

LED OUTPUT
ON L
OFF H

A 0.1 µF bypass capacitor must be connected between pins 5 and 8.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

1-300 5965-3586E

The detector has optical receiver input stage with built-in Schmitt trigger to provide logic compatible waveforms, eliminating the need for additional waveshaping. The hysteresis provides differential mode noise immunity and minimizes the potential for output signal chatter.

The electrical and switching characteristics of the HCPL-2400 and HCPL-2430 are guaranteed over the temperature range of 0°C to 70°C.

These optocouplers are compatible with TTL, STTL, LSTTL, and HCMOS logic families. When Schottky type TTL devices (STTL) are used, a data rate performance of 20 MBd over temperature is guaranteed when using the application circuit of Figure 13. Typical data rates are 40 MBd.

Selection Guide


8-Pin DIP (300 Mil) Minim		Minimum	CMR			
Single Channel Package	Dual Channel Package	dV/dt (V/μs)	V _{CM} (V)	Minimum Input On Current (mA)	Maximum Propagation Delay (ns)	Hermetic Package
HCPL-2400		1000	300	4	60	
	HCPL-2430	1000	50	4	60	
		500	50	6	60	HCPL-540X*
		500	50	6	60	HCPL-543X*
		500	50	6	60	HCPL-643X*

^{*}Technical data for the Hermetic HCPL-5400/01, HCPL-5430/31, and HCPL-6430/31 are on separate HP publications.

Ordering Information


Specify Part Number followed by Option Number (if desired).

Example:




^{*}For HCPL-2400 only.





TRUTH TABLE (POSITIVE LOGIC)


LED	ENABLE	OUTPUT
ON	L	L
OFF	L	Н
ON	Н	Z
OFF	Н	Z




TRUTH TABLE (POSITIVE LOGIC)

LED OUTPUT
ON L
OFF H

Package Outline Drawings 8-Pin DIP Package (HCPL-2400, HCPL-2430)




8-Pin DIP Package with Gull Wing Surface Mount Option 300 (HCPL-2400, HCPL-2430)



1-302

Solder Reflow Temperature Profile (Gull Wing Surface Mount Option 300 Parts)



Note: Use of nonchlorine activated fluxes is highly recommended.

Regulatory Information

The HCPL-24XX has been approved by the following organizations:

VDE CSA

Approved according to VDE 0884/06.92 (Option 060 only).

\mathbf{UL}

Recognized under UL 1577, Component Recognition Program, File E55361.

Approved under CSA Component Acceptance Notice #5, File CA 88324.

Insulation and Safety Related Specifications

Parameter	Symbol	Value	Units	Conditions
Minimum External	L(101)	7.1	mm	Measured from input terminals to output
Air Gap (External				terminals, shortest distance through air.
Clearance)				
Minimum External	L(102)	7.4	mm	Measured from input terminals to output
Tracking (External				terminals, shortest distance path along body.
Creepage)				
Minimum Internal		0.08	mm	Through insulation distance, conductor to
Plastic Gap				conductor, usually the direct distance between the
(Internal Clearance)				photoemitter and photodetector inside the
				optocoupler cavity.
Tracking Resistance	CTI	200	Volts	DIN IEC 112/VDE 0303 Part 1
(Comparative				
Tracking Index)				
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

VDE 0884 Insulation Related Characteristics (HCPL-2400 OPTION 060 ONLY)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 300 V rms		I-IV	
for rated mains voltage ≤ 450 V rms		I-III	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V _{IORM}	630	V peak
Input to Output Test Voltage, Method b*			
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1 \text{ sec}$,	$ m V_{PR}$	1181	V peak
Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a*			
$V_{IORM} \times 1.5 = V_{PR}$, Type and sample test,	V_{PR}	945	V peak
$t_{\rm m} = 60 \ {\rm sec}$, Partial Discharge $< 5 \ {\rm pC}$			
Highest Allowable Overvoltage*			
(Transient Overvoltage, $t_{ini} = 10 \text{ sec}$)	V_{IOTM}	6000	V peak
Safety Limiting Values			
(Maximum values allowed in the event of a failure,			
also see Figure 12, Thermal Derating curve.)			
Case Temperature	$T_{\rm S}$	175	$^{\circ}\mathrm{C}$
Input Current	$I_{S,INPUT}$	230	mA
Output Power	P _{S,OUTPUT}	600	mW
Insulation Resistance at T_S , $V_{IO} = 500 \text{ V}$	R_{S}	≥ 10 ⁹	Ω

^{*}Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section (VDE 0884) for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be nesured by protective circuits in application.

Absolute Maximum Ratings

(No derating required up to 70°C)

Parameter	Symbol	Minimum	Maximum	Units	Note		
Storage Temperature	T_{S}	-55	125	°C			
Operating Temperature	T_{A}	-40	85	°C			
Average Forward Input Current	I _{F(AVG)}		10	mA			
Peak Forward Input Current	I_{FPK}		20	mA	12		
Reverse Input Voltage	$V_{ m R}$		2	V			
Three State Enable Voltage (HCPL-2400 Only)	$V_{\rm E}$	-0.5	10	V			
Supply Voltage	$V_{\rm CC}$	0	7	V			
Average Output Collector Current	I _O	-25	25	mA			
Output Collector Voltage	V _O	-0.5	10	V			
Output Voltage	V _O	-0.5	18	V			
Output Collector Power Dissipation (Each Channel)	Po		40	mW			
Total Package Power Dissipation (Each Channel)	P_{T}		350	mW			
Lead Solder Temperature (for Through Hole Devices)	260°C for 10 sec., 1.6 mm below seating plane						
Reflow Temperature Profile (Option #300)	See Package Outline Drawings section						

Recommended Operating Conditions

Parameter	Symbol	Minimum	Maximum	Units
Power Supply Voltage	$V_{\rm CC}$	4.75	5.25	V
Forward Input Current (ON)	I _{F(ON)}	4	8	mA
Forward Input Voltage (OFF)	$V_{F(OFF)}$		0.8	V
Fan Out	N		5	TTL Loads
Enable Voltage (Low) HCPL-2400 Only)	$V_{ m EL}$	0	0.8	V
Enable Voltage (High) HCPL-2400 Only)	$V_{\rm EH}$	2	$V_{\rm CC}$	V
Operating Temperature	T_{A}	0	70	°C

Electrical Specifications

 $\begin{array}{l} 0^{\circ}\!C \leq T_{\!A} \leq 70^{\circ}\!C, \ 4.75 \ V \leq V_{\!C\!C} \leq 5.25 \ V, \ 4 \ mA \leq I_{F(ON)} \leq 8 \ mA, \ 0 \ V \leq V_{F(OFF)} \leq 0.8 \ V. \ All \ typicals \ at \ T_{\!A} = 25^{\circ}\!C, \\ V_{CC} = 5 \ V, \ I_{F(ON)} = 6.0 \ mA, \ V_{F(OFF)} = 0 \ V, \ except \ where \ noted. \ See \ Note \ 11. \end{array}$

_		Device							
Parameter	Symbol	HCPL-	Min.	Тур.*	Max.		Test Conditions	Fig.	Note
Logic Low Output Voltage	V_{OL}				0.5	V	$I_{OL} = 8.0 \text{ mA} (5 \text{ TTL Loads})$	1	
Logic High Output	V_{OH}		2.4			V	$I_{OH} = -4.0 \text{ mA}$	2	
Voltage			2.7				$I_{OH} = -0.4 \text{ mA}$		
Output Leakage Current	I _{OHH}				100	μΑ	$V_{\rm O} = 5.25 \text{ V}, V_{\rm F} = 0.8 \text{ V}$		
Logic High Enable Current	V_{EH}	2400	2.0			V			
Logic Low Enable Voltage	$V_{\rm EL}$	2400			0.8	V			
Logic High Enable	I_{EH}	2400			20	μΑ	$V_{\rm E} = 2.4 \text{ V}$		
Current					100		$V_{\rm E} = 5.25 \text{ V}$		
Logic Low Enable Current	I_{EL}	2400		-0.28	-0.4	mA	$V_E = 0.4 \text{ V}$		
Logic Low Supply Current	I_{CCL}	2400		19	26	mA	$V_{CC} = 5.25 \text{ V}, V_{E} = 0 \text{ V},$		
							I _O = Open		
		2430		34	46		$V_{CC} = 5.25 \text{ V}, I_{O} = \text{Open}$		
Logic High Supply	I_{CCH}	2400		17	26	mA	$V_{CC} = 5.25 \text{ V}, V_{E} = 0 \text{ V},$		
Current							I _O = Open		
		2430		32	42		$V_{CC} = 5.25 \text{ V}, I_{O} = \text{Open}$		
High Impedance State Supply Current	I_{CCZ}	2400		22	28	mA	$V_{CC} = 5.25 \text{ V}, V_{E} = 5.25 \text{ V}$		
High Impedance State	I_{OZL}	2400			20	μΑ	$V_O = 0.4 \text{ V}$ $V_E = 2 \text{ V}$		
Output Current	I_{OZH}				20	μA	$V_{O} = 2.4 \text{ V}$		
	I_{OZH}				100	μA	$V_0 = 5.25 \text{ V}$		
Logic Low Short Circuit	I_{OSL}			52		mA	$V_{\rm O} = V_{\rm CC} = 5.25 \text{ V},$		2
Output Current							$I_F = 8 \text{ mA}$		
Logic High Short Circuit Output Current	I_{OSH}			-45		mA	$V_{CC} = 5.25 \text{ V}, I_F = 0 \text{ mA}, V_O = GND$		2
Input Current Hysteresis	I _{HYS}		0.25			mA	$V_{CC} = 5 \text{ V}$	3	
Input Forward Voltage	V_{F}		1.1	1.3	1.5		$T_A = 25$ °C $I_F = 8$ mA		
			1.0		1.55			4	
Input Reverse Breakdown	BV_R		3.0	5.0		V	$T_{A} = 25^{\circ}C$ $I_{R} = 10 \mu A$		
Voltage	"		2.0						
Temperature	ΔV_{F}			-1.44		mV/°C	$I_F = 6 \text{ mA}$	4	
Coefficient of	$\frac{\Delta V_{F}}{\Delta T_{A}}$						-		
Forward Voltage									
Input Capacitance	C_{IN}			20		pF	$f = 1 \text{ MHz}, V_F = 0 \text{ V}$		

^{*}All typical values at $T_{\!A}$ = 25°C and $V_{\!C\!C}$ = 5 V, unless otherwise noted.

Switching Specifications

 $\begin{array}{l} 0^{\circ}\!C \leq T_{\!A} \leq 70^{\circ}\!C, \ 4.75 \ V \leq V_{\!C\!C} \leq 5.25 \ V, \ 4 \ mA \leq I_{F(ON)} \leq 8 \ mA, \ 0 \ V \leq V_{F(OFF)} \leq 0.8 \ V. \ All \ typicals \ at \ T_{\!A} = 25^{\circ}\!C, \\ V_{CC} = 5 \ V, \ I_{F(ON)} = 6.0 \ mA, \ V_{F(OFF)} = 0 \ V, \ except \ where \ noted. \ See \ Note \ 11. \end{array}$

	7 1(01	Device							
Parameter	Symbol	HCPL-	Min.	Тур.*	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to Logic Low	$t_{ m PHL}$				55	ns	$I_{F(ON)} = 7 \text{ mA}$	5, 6, 7	1, 4, 5, 6
Output Level			15	33	60				
Propagation Delay Time to Logic High	t_{PLH}				55	ns	$I_{F(ON)} = 7 \text{ mA}$	5, 6, 7	1, 4, 5, 6
Output Level			15	30	60				
Pulse Width Distortion	$ \mathbf{t}_{\mathrm{PHL}}\mathbf{-t}_{\mathrm{PLH}} $			2	15	ns	$I_{F(ON)} = 7 \text{ mA}$	5, 8	6
				5	25				
Propagation Delay Skew	t_{PSK}				35	ns	Per Notes & Text	15, 16	7
Output Rise Time	$t_{\rm r}$			20		ns		5	
Output Fall Time	$t_{\rm f}$			10		ns		5	
Output Enable Time to Logic High	t_{PZH}	2400		15		ns		9, 10	
Output Enable Time to Logic Low	${ m t_{PZL}}$	2400		30		ns		9, 10	
Output Disable Time from Logic High	$t_{ m PHZ}$	2400		20		ns		9, 10	
Output Disable Time from Logic Low	t_{PLZ}	2400		15		ns		9, 10	
Logic High Common Mode Transient Immunity	$ \mathrm{CM_H} $		1000	10,000		V/µs	$V_{CM} = 300 \text{ V}, T_{A} = 25 ^{\circ}\text{C},$ $I_{F} = 0 \text{ mA}$	11	9
Logic Low Common Mode Transient Immunity	$ \mathrm{CM_L} $		1000	10,000		V/μs	$V_{CM} = 300 \text{ V}, T_A = 25^{\circ}\text{C},$ $I_F = 4 \text{ mA}$	11	9
Power Supply Noise Immunity	PSNI			0.5		V _{p-p}	$V_{CC} = 5.0 \text{ V},$ $48 \text{ Hz} \le = F_{AC} \le 50 \text{ MHz}$		10

^{*}All typical values at $\rm T_A$ = 25°C and $\rm V_{\rm CC}$ = 5 V, unless otherwise noted.

Package Characteristics

Parameter	Sym.	Device	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Input-Output	$V_{\rm ISO}$		2500			V rms	RH ≤ 50%,		3, 13
Momentary							t = 1 min.,		
Withstand Voltage**							$T_A = 25$ °C		
Input-Output	$R_{\text{I-O}}$			10^{12}		Ω	$V_{I-O} = 500 \text{ Vdc}$		3
Resistance									
Input-Output	$C_{\text{I-O}}$			0.6		pF	f = 1 MHz		
Capacitance							$V_{I-O} = 0 \text{ Vdc}$		
Input-Input	I_{I-I}	2430		0.005		μΑ	RH ≤ 45%		8
Insulation Leakage							t = 5 s		
Current							$V_{I-I} = 500 \text{ Vdc}$		
Resistance	R_{I-I}	2430		10^{11}		Ω	$V_{I-I} = 500 \text{ Vdc}$		8
(Input-Input)									
Capacitance	$\mathrm{C}_{ ext{I-I}}$	2430		0.25		pF	f = 1 MHz		8
(Input-Input)									


^{*}All typical values are at $T_A = 25$ °C.


Notes:

- 1. Each channel.
- 2. Duration of output short circuit time not to exceed 10 ms.
- 3. Device considered a two terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
- $\begin{array}{l} 4.\ t_{PHL}\ propagation\ delay\ is\ measured\\ from\ the\ 50\%\ level\ on\ the\ rising\ edge\\ of\ the\ input\ current\ pulse\ to\ the\ 1.5\ V\\ level\ on\ the\ falling\ edge\ of\ the\ output\\ pulse.\ The\ t_{PLH}\ propagation\ delay\ is\\ measured\ from\ the\ 50\%\ level\ on\ the\\ falling\ edge\ of\ the\ input\ current\ pulse\\ to\ the\ 1.5\ V\ level\ on\ the\ rising\ edge\ of\\ the\ output\ pulse. \end{array}$
- 5. The typical data shown is indicative of what can be expected using the application circuit in Figure 13.

- 6. This specification simulates the worst case operating conditions of the HCPL-2400 over the recommended operating temperature and $V_{\rm CC}$ range with the suggested application circuit of Figure 13.
- 7. Propagation delay skew is discussed later in this data sheet.
- 8. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.
- 9. Common mode transient immunity in a Logic High level is the maximum tolerable (positive) dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic High state (i.e., $V_{\rm O} > 2.0~{\rm V}$. Common mode transient immunity in a Logic Low level is the maximum tolerable (negative) dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic Low state (i.e., $V_{\rm O} < 0.8~{\rm V}$).
- 10. Power Supply Noise Immunity is the peak to peak amplitude of the ac ripple voltage on the $V_{\rm CC}$ line that the device will withstand and still remain in the desired logic state. For desired logic high state, $V_{\rm OH(MIN)} > 2.0$ V, and for desired logic low state, $V_{\rm OL(MAX)} < 0.8$ V.
- 11. Use of a 0.1 µF bypass capacitor connected between pins 8 and 5 adjacent to the device is required.
- 12. Peak Forward Input Current pulse width < 50 µs at 1 KHz maximum repetition rate.
- 13. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 3000~V$ rms for one second (leakage detection current limit, $I_{\rm I-O} \leq 5~\mu A)$. This test is performed before the 100% Production test shown in the VDE 0884 Insulation Related Characteristics Table, if applicable.

^{**}The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Related Characteristics Table (if applicable), your equipment level safety specification or HP Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage," publication number 5963-2203E.








Figure 2. Typical Logic High Output Voltage vs. Logic High Output Current.




Figure 3. Typical Output Voltage vs. Input Forward Current.




Figure 4. Typical Diode Input Forward Current Characteristic.




Figure 5. Test Circuit for $t_{\text{PLH}},\,t_{\text{PHL}},\,t_{\text{r}},$ and $t_{\text{f}}.$




Figure 6. Typical Propagation Delay vs. Ambient Temperature.




Figure 7. Typical Propagation Delay vs. Input Forward Current.






Figure 8. Typical Pulse Width Distortion vs. Ambient Temperature.



ALL DIODES ARE 1N916 OR EQUIVALENT C1 = 30 pF INCLUDING PROBE AND JIG CAPACITANCE.

Figure 9. Test Circuit for $t_{\text{PHZ}},\,t_{\text{PZH}},\,t_{\text{PLZ}}$ and $t_{\text{PZL}}.$



*MUST BE LOCATED < 1 cm FROM DEVICE UNDER TEST.
**SEE NOTE 6.
† C_L IS APPROXIMATELY 15 pF, WHICH INCLUDES PROBE AND STRAY WIRING CAPACITANCE.

Figure 11. Test Diagram for Common Mode Transient Immunity and Typical Waveforms.




Figure 10. Typical Enable Propagation Delay vs. Ambient Temperature.





Figure 12. Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per VDE 0884.

Applications



HCPL-2400

DATA

STIL

OUTPUT GATE

(e.g. 74S05)

HCPL-2400

VCC2

TOUTPUT GATE

STIL

STIL

LSTIL

STIL

HCMOS

Figure 13. Recommended 20 MBd HCPL-2400/30 Interface Circuit.

Figure 14. Alternative HCPL-2400/30 Interface Circuit.




Figure 15. Illustration of Propagation Delay Skew – t_{PSK} .




Figure 16. Parallel Data Transmission Example.




Figure 17. Modulation Code Selections.




Figure 18. Typical HCPL-2400/30 Output Schematic.

Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high (t_{PLH}) is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low (t_{PHL}) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see Figure 5).

Pulse-width distortion (PWD) results when t_{PLH} and t_{PHL} differ in value. PWD is defined as the difference between t_{PLH} and t_{PHL} and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20-30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-1, etc.).

Propagation delay skew, t_{PSK} , is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delays is large enough, it will

determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either t_{PLH} or t_{PHL} , for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 15, if the inputs of a group of optocouplers are switched either ON or OFF at the same time, t_{PSK} is the difference between the shortest propagation delay, either t_{PLH} or t_{PHL}, and the longest propagation delay, either t_{PLH} or t_{PHL} .

As mentioned earlier, t_{PSK} can determine the maximum parallel data transmission rate. Figure 16 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signals are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 16 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of

the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice t_{PHZ} . A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The HCPL-2400/30 optocouplers offer the advantages of guaranteed specifications for propagation delays, pulse-width distortion, and propagation delay skew over the recommended temperature, input current, and power supply ranges.

Application Circuit

A recommended LED drive circuit is shown in Figure 13. This circuit utilizes several techniques to minimize the total pulse-width distortion at the output of the optocoupler. By using two inverting TTL gates connected in series, the inherent pulse-width distortion of each gate cancels the distortion of the other gate. For best results, the two series-connected gates should be from the same package.

The circuit in Figure 13 also uses techniques known as prebias and peaking to enhance the performance of the optocoupler LED. Prebias is a small forward voltage applied to the LED when the LED is off. This small prebias voltage partially charges the junction capacitance of the LED, allowing the LED to turn on more quickly. The speed of the LED is further increased by applying

momentary current peaks to the LED during the turn-on and turn-off transitions of the drive current. These peak currents help to charge and discharge the capacitances of the LED more quickly, shortening the time required for the LED to turn on and off.

Switching performance of the HCPL-2400/30 optocouplers is not sensitive to the TTL logic family used in the recommended drive circuit. The typical and worst-case switching parameters given in the data sheet can be met using common 74LS TTL inverting gates or buffers. Use of faster TTL families will slightly reduce the overall propagation delays from the input of the drive circuit

to the output of the optocoupler, but will not necessarily result in lower pulse-width distortion or propagation delay skew. This reduction in overall propagation delay is due to shorter delays in the drive circuit, not to changes in the propagation delays of the optocoupler; optocoupler propagation delays are not affected by the speed of the logic used in the drive circuit.