32K Flash Embedded 8-Bit MCU

GMS99C58

DATA SHEET

Jun. 2001 Ver 1.02



CONTENTS


Chapter 1.Overview	
1.1 Ordering Information	
1.2 Pin Configuration of 44 PLCC Type	
1.3 Pin Configuration of 40-PDIP Type	
1.4 Pin Configuration of 44-MQFP Type	
1.5 Logic Symbol	
1.6 PIN DEFINITIONS AND FUNCTIONS	6
Chapter 2.FUNCTIONAL DESCRIPTION	9
2.1 CPU	
2.2 SPECIAL FUNCTION REGISTERS	10
2.3 TIMER / COUNTER 0 AND 1	10 1 <i>4</i>
2.4 TIMER 2	
2.5 SERIAL INTERFACE (USART)	
2.6 INTERRUPT SYSTEM	
2.7 Power Saving Modes	
2.7 Tower daving modes	
Chapter 3.ELECTRICAL CHARACTERISTICS	20
3.1 Absolute Maximum Ratings	
3.2 DC Characteristics (5V Version)	
3.3 AC Characteristics	
Chapter 4.Flash Characteristics	28
4.1 Flash Characteristics	
4.2 Program Operation	
4.3 Program Verify Operation	
4.4 Chip erase	
4.5 Program/Verify Algorithms	
4.6 Flash Programming and Verification Characteristics	
Chapter 5.Recommended Oscillator Circuits	32

GMS99C58

(32K Flash Embedded 8-Bit MCU)

Chapter 1. Overview

- Fully compatible to standard 8051 micro controller
- 4.5V to 5.5V operating range
- Versions for 12/24 MHz operating frequency
- 32K × 8Bit Flash (Endurance: 100 Write/Erase Cycles)
- 256 × 8Bit RAM
- Four 8 Bit ports
- Three 16-bit Timers / Counters (Timer 2 with Up/Down Counter feature)
- USART
- Six interrupt sources, two priority levels
- Power Saving Modes
- 40-PDIP, 44- PLCC and 44-MQFP package
- Temperature ranges : T = 0 °C ~ 70 °C




Ver 1.02 - 1 -

1.1 Ordering Information


TYPE	Package	Description
GMS99C58 GMS99C58-PL GMS99C58-Q	40 PDIP 44 PLCC 44 MQFP	with 12 MHz
GMS99C58-24 GMS99C58-PL-24 GMS99C58-Q-24	40 PDIP 44 PLCC 44 MQFP	with 24 MHz

1.2 Pin Configuration of 44 PLCC Type




- 2 - Ver 1.02

1.3 Pin Configuration of 40-PDIP Type




Ver 1.02 - 3 -

1.4 Pin Configuration of 44-MQFP Type



- 4 - Ver 1.02

1.5 Logic Symbol



Ver 1.02 - 5 -

1.6 PIN DEFINITIONS AND FUNCTIONS

	F	Pin Numbe	er	Input/	
Symbol	44- PLCC	40- PDIP	44- MQFP	Output	Function
P1.0-P1.7	2-9 2 3	1-8 1 2	40-44, 1-3 40 41	I/O	Port 1: Port1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can drive LS TTL inputs. Port 1 pins that have '1' written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current (IIL, on the data sheet) because of the internal pullups. In addition, Port 1 serves the functions of the following P1.0: T2 (External Count Input to Timer/ Counter 2), Clock-Out P1.1: T2EX (Timer/Counter 2 Capture/ Reload Trigger and Direction Control Port 1 receives the low-order address bytes during Flash programming and verifying.
P3.0-P3.7	11, 13-19	10-17	5, 7-13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can drive LS TTL inputs. Port 3 pins that have '1' written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current (IIL, on the data sheet) because of the pullups. Port 3 also serves the functions of various special features of the 8051 Family, as listed below:
	11 13 14 15 16 17 18 19	10 11 12 13 14 15 16 17	5 7 8 9 10 11 12 13		P3.0 : RXD(serial input port) P3.1 : TXD(serial output port) P3.2 : INTO(external interrupt 0) P3.3 : INT1(external interrupt 1) P3.4 : T0(Timer 0 external input) & also receives the MSB address byte during flash program, verify, and erase memory algorithm P3.5 : T1(Timer 1 external input) P3.6 : WR(external data memory write strobe) P3.7 :RD(external data memory read strobe)
XTAL2	20	18	14	0	XTAL2 Output of the inverting oscillator amplifier.
XTAL1	21	19	15	I	XTAL1 : Input to the inverting oscillator amplifier.

	F	Pin Numbe	er	Input/		
Symbol	44- PLCC	40- PDIP	44- MQFP	Output	Function	
P2.0-P2.7	24-31	21-28	18-25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can drive LS TTL inputs. Port 2 pins that have '1' written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current (IIL, on the data sheet) because of the internal pullups. Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting '1'. Dur-ing accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register. Some Port 2 pins receive the high-order address bits during flash program, verify, and erase memory algorithm	
PSEN	32	29	26	0	PSEN: Program Store Enable is the read strobe to external Program Memory. When the executing code from external Program Memory, PSEN is activated twice eachmachine cycle, except that two PSEN activations are skipped during each access to external Data Memory.	
RESET	10	9	4	I	RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. The port pins will be driven to their reset condition when a minimum VIHI voltage is applied whether the oscillator is running or not. An internal pulldown resistor permits a power-on reset with only a capacitor connected to VCC.	
ALE / PROG	33	30	27	0	ALE: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin (ALE/PROG) is also the program pulse input during Flash programming. In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory. With this bit set, the pin is weakly pulled high. The ALE disable feature will be terminated by reset. Setting the ALE-disable bit has no affect if the microcontroller is in external execution mode. Throughout the remainder of this data sheet, ALE will refer to the signal coming out of the ALE/PROG pin, and the pin will be referred to as the ALE/PROG pin.	

Ver 1.02 - 7 -

	F	Pin Numbe	r	Input/		
Symbol	44- PLCC	40- PDIP	44- MQFP	Output	Function	
EA / V _{PP}	35	31	29	I	EA/VPP: External Access enable. EA must be strapped to VSS in order to enable the device to fetch code from external Program Memory locations 00000H to 0FFFFH. Note; however, that if any of the Lock bits are programmed, EA will be internally latched on reset. EA should be strapped to VCC for internal program executions. This pin also receives the programming supply voltage (VPP) during Flash programming and erase.	
P0.0-P0.7	36-43	32-39	30-37	I/O		
V _{SS}	22	20	16	-	Circuit ground potential	
V _{CC}	44	40	38	-	Supply terminal for all operating modes	
N.C.	1,12 23,34	-	6,17 28,39	-	No connection	

- 8 - Ver 1.02

Chapter 2. FUNCTIONAL DESCRIPTION

The GMS99C58 (8-Bit MCU) is fully compatible to the standard 8051 microcontroller family.





Figure 1. Block Diagram of the GMS99C58

2.1 CPU

The GMS99C58 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% two-byte, and 15% three-byte instructions. With a 12 MHz crystal, 58% of the instructions are executed in $1.0\mu s$ (25MHz: 500ns).

2.1.1 Special Function Register PSW



Bit	Function
CY	Carry Flag
AC	Auxiliary Carry Flag (for BCD operations)
F0	General Purpose Flag

Ver 1.02 - 9 -

В	it	Function
RS1 RS0 0 0 0 1 1 0 1 1		Register Bank select control bits Bank 0 selected, data address 00 _H - 07 _H Bank 1 selected, data address 08 _H - 0F _H Bank 2 selected, data address 10 _H - 17 _H Bank 3 selected, data address 18 _H - 1F _H
0)V	Overflow Flag
F	:1	General Purpose Flag
F	•	Parity Flag Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity.

2.2 SPECIAL FUNCTION REGISTERS

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The 27 special function registers (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in Table 1, Table 2, and Table 3.

In Table 1, they are organized in numeric order of their addresses. In Table 2 they are organized in groups which refer to the functional blocks of the GMS90 Series. Table 3 illustrates the contents of the SFRs.

Table 1. Special Function Registers in Numeric Order of their Addresses

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80H 81H 82H 83H 84H 85H 86H	P0 1) SP DPL DPH reserved reserved reserved PCON	FFH 07H 00H 00H XXH ²⁾ XXH ²⁾ XXH ²⁾ 0XXX0000B ²⁾	90H 91H 92H 93H 94H 95H 96H	P1 1) reserved reserved reserved reserved reserved reserved reserved	FFH 00H XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾
88H 89H 8AH 8BH 8CH 8DH 8EH	TCON 1) TMOD TL0 TL1 TH0 TH1 AUXR0 reserved	00H 00H 00H 00H 00H 00H XXXXXXX0B ²⁾ XXH ²⁾	98H 99H 9AH 9BH 9CH 9DH 9EH 9FH	SCON 1) SBUF reserved reserved reserved reserved reserved reserved	00H XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾

¹⁾ Bit-addressable Special Function Register.

- 10 - Ver 1.02

²⁾ X means that the value is indeterminate and the location is reserved.

Address	Register	Contents after Reset	Address	Register	Contents after Reset
A0H	P2 ¹⁾	FFH	C8H	T2CON 1)	00H
A1H	reserved	XXH ²⁾	C9H	T2MOD	XXXXXX00B 2)
A2H	reserved	XXH ²⁾	CAH	RC2L	00H
A3H	reserved	XXH ²⁾	СВН	RC2H	00H
A4H	reserved	XXH ²⁾	CCH	TL2	00H
A5H	reserved	XXH ²⁾	CDH	TH2	00H
A6H	reserved	XXH ²⁾	CEH	reserved	XXH ²⁾ XXH ²⁾
A7H	reserved	XXH ²⁾	CFH	reserved	XXH 27
A8H	IE 1)	0X00000B 2)	D0H	PSW 1)	00H
A9H	reserved	XXH ²⁾	D1H	reserved	XXH ²⁾
AAH	reserved	XXH ²⁾	D2H	reserved	XXH ²⁾
ABH	reserved	XXH ²⁾	D3H	reserved	XXH ²⁾
ACH	reserved	XXH ²⁾	D4H	reserved	XXH ²⁾
ADH	reserved	XXH ²⁾	D5H	reserved	XXH ²⁾
AEH	reserved	XXH ²⁾	D6H	reserved	XXH ²⁾
AFH	reserved	XXH ²⁾	D7H	reserved	XXH ²⁾
ВОН	P3 ¹⁾	FFH	D8H	reserved	XXH ²⁾
B1H	reserved	XXH ²⁾	D9H	reserved	XXH ²⁾
B2H	reserved	XXH ²⁾	DAH	reserved	XXH ²⁾
взн	reserved	XXH ²⁾	DBH	reserved	XXH ²⁾
B4H	reserved	XXH ²⁾	DCH	reserved	XXH ²⁾
B5H	reserved	XXH ²⁾	DDH	reserved	XXH ²⁾
B6H	reserved	XXH ²⁾	DEH	reserved	XXH ²⁾
В7Н	reserved	XXH ²⁾	DFH	reserved	XXH ²⁾
В8Н	IP 1)	XX000000B 2)	E0H	ACC 1)	00H
В9Н	reserved	XXH ²⁾	E1H	reserved	XXH ²⁾
BAH	reserved	XXH ²⁾	E2H	reserved	XXH ²⁾
BBH	reserved	XXH ²⁾	E3H	reserved	XXH ²⁾
BCH	reserved	XXH ²⁾	E4H	reserved	XXH ²⁾
BDH	reserved	XXH ²⁾	E5H	reserved	XXH ²⁾
BEH	reserved	XXH ²⁾	E6H	reserved	XXH ²⁾
BFH	reserved	XXH ²⁾	E7H	reserved	XXH ²⁾
С0Н	reserved	XXH ²⁾	E8H	reserved	XX H ²⁾
C1H	reserved	XXH ²⁾	E9H	reserved	XXH ²⁾
C2H	reserved	XXH ²⁾	EAH	reserved	XXH ²⁾
СЗН	reserved	XXH ²⁾	EBH	reserved	XXH ²⁾
C4H	reserved	XXH ²⁾	ECH	reserved	XXH ²⁾
C5H	reserved	XXH ²⁾	EDH	reserved	XXH ²⁾
C6H	reserved	XXH ²⁾	EEH	reserved	XXH ²⁾
C7H	reserved	XXH ²⁾	EFH	reserved	XXH ²⁾

Ver 1.02 - 11 -

Address	Register	Contents after Reset	Address	Register	Contents after Reset
F0H	B 1)	00Н	F8H	reserved	XXH ²⁾
F1H	reserved	XXH ²⁾	F9H	reserved	XXH ²⁾
F2H	reserved	XXH ²⁾	FAH	reserved	XXH ²⁾
F3H	reserved	XXH ²⁾	FBH	reserved	XXH ²⁾
F4H	reserved	XXH ²⁾	FCH	reserved	XXH ²⁾
F5H	reserved	XXH ²⁾	FDH	reserved	XXH ²⁾
F6H	reserved	XXH ²⁾	FEH	reserved	XXH ²⁾
F7H	reserved	XXH ²⁾	FFH	reserved	XXH ²⁾

¹⁾ Bit-addressable Special Function Register.

Table 2. Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	E0H 1) F0H 1) 83H 82H D0H 1) 81H	00H 00H 00H 00H 00H 07H
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	A8H ¹⁾ B8H ¹⁾	0X000000B ²⁾ XX000000B ²⁾
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	80H ¹⁾ 90H ¹⁾ A0H ¹⁾ B0H ¹⁾	FFH XXH FFH FFH
Serial Channels	PCON ³⁾ SBUF SCON	Power Control Register Serial Channel Buffer Reg. Serial Channel 0 Control Reg.	87H 99H 98H ¹⁾	0XXX0000B ²⁾ XXH ²⁾ 00H
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88H ¹⁾ 8CH 8DH 8AH 8BH 89H	00H 00H 00H 00H 00H
Timer 2	T2CON T2MOD RC2H RC2L TH2 TL2	Timer 2 Control Register Timer 2 Mode Register Timer 2 Reload Capture Reg., High Byte Timer 2 Reload Capture Reg., Low Byte Timer 2, High Byte Timer 2, Low Byte	C8H ¹⁾ C9H CBH CAH CDH CCH	00H 00H 00H 00H 00H

²⁾ X means that the value is indeterminate and the location is reserved.

Table 2. Special Function Registers - Functional Blocks

Blo	Block Symbol Nar		Name	Address	Contents after Reset
Power Modes	Saving	PCON	Power Control Register	87H	0XXX0000B ²⁾
-		AUXR0	Aux. Register 0	8EH	XXXXXXX0B ²⁾

¹⁾ Bit-addressable Special Function register

Table 3. Contents of SFRs, SFRs in Numeric Order

Address	Register	Bit 7	6	5	4	3	2	1	0
80H	P0								
81H	SP								
82H	DPL								
83H	DPH								
87H	PCON	SMOD	-	-	-	GF1	GF0	PDE	IDLE
88H	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89H	TMOD	GATE	C/T	M1	M0	GATE	C/T	M1	M0
8AH	TL0								
8BH	TL1								
8CH	TH0								
8DH	TH1								
8EH	AUXR0	-	-	-	-	-	-	-	A0
90H	P1								
98H	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99H	SBUF								
А0Н	P2								
A8H	ΙE	EA	-	ET2	ES	ET1	EX1	ET0	EX0
вон	P3								
В8Н	IP	-	-	PT2	PS	PT1	PX1	PT0	PX0
C8H	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2

Ver 1.02 - 13 -

²⁾ X means that the value is indeterminate and the location is reserved

³⁾ This special function register is listed repeatedly since some bit of it also belong to other functional blocks

Address	Register	Bit 7	6	5	4	3	2	1	0
C9H	T2MOD	-	-	-	-	-	-	T2OE	DCEN
CAH	RC2L								
СВН	RC2H								
CCH	TL2								
CDH	TH2								
D0H	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р
E0H	ACC								
F0H	В								

			SFR bit and byte addressable
			SFR not bit addressable

^{-:} this bit location is reserved

2.3 TIMER / COUNTER 0 AND 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in Table 4.

Table 4. TIMER / COUNTER 0 AND 1 Operating Modes .

Modo	Mode Description		ТМ	OD		Input Clock		
Wiode	Description	Gate	C/T	M1	M0	internal	external (Max.)	
0	8-bit timer/counter with a divide-by-32 prescaler	Х	X	0	0	f _{OSC} ÷(12×32)	f _{OSC} ÷(24×32)	
1	16-bit timer/counter	Х	Х	0	1	f _{OSC} ÷12	f _{OSC} ÷24	
2	16-bit timer/counter with 8-bit auto-reload	х	X	1	0	f _{OSC} ÷12	f _{OSC} ÷24	
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stop	х	X	1	1	f _{OSC} ÷12	f _{OSC} ÷24	

- 14 - Ver 1.02

In the "timer" function (C/\overline{T} = "0") the register is incremented every machine cycle. Therefore the count rate is $f_{OSC}/12$. In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $f_{OSC}/24$. External inputs $\overline{INT0}$ and $\overline{INT1}$ (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. Figure 2 illustrates the input clock logic.




Figure 2. Timer/Counter 0 and 1 Input Clock Logic

2.4 TIMER 2

Timer 2 is a 16-bit timer/Counter with an up/down count feature. It can operate either as timer or as an event counter which is selected by bit $C/\overline{T2}$ (T2CON.1). It has three operating modes as shown in Table 5.

Table 5.	Timer/Counter	'2 Operating	Modes.

		T2CON		T2 MOD	T2CON	P1.1/		Input	Clock
Mode	RCLK or TCLK	CP/ RL2	TR2	DCEN	EXEN2	T2EX	Remarks	internal	external (P1.0/T2)
16-bit Auto- Reload	0	0	1	0	0	×	reload upon over- flow reload trig- ger (falling edge)	f _{OSC} ÷ 12	Max.
	0	0 0	1 1	1 1	X X	0 1	Down counting Up counting	1080 + 12	f _{OSC} ÷24
16-bit Capture	0	1	1	x	0	X ↓	16 bit Timer/ Counter (only upcounting) capture TH2,TL2 → RC2H,RC2L	f _{OSC} ÷ 12	Max. f _{OSC} ÷24

Ver 1.02 - 15 -

		T2CON		T2 MOD	T2CON	P1.1/		Input	Clock
Mode	RCLK or TCLK	CP/ RL2	TR2	DCEN	EXEN2	T2EX	Remarks	internal	external (P1.0/T2)
Baud Rate Generator	1	×	1	0	0	X ↓	no overflow interrupt request (TF2) extra external interrupt ("Timer 2")	fosc ÷ 12	Max. f _{OSC} ÷24
Off	Х	Х	0	Х	Х	Х	Timer 2 stops	-	-

Note: ↓ = ¬Lfalling edge


*PROGRAMMABLE CLOCK OUT

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. To configure the Timer/Counter 2 as a clock generator, C/T2 (T2CON.1) must be cleared and bit T2OE(T1MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, TCAP2L) as shown in this equation:

Clock-Out Frequency =
$$\frac{\textit{Oscillator Frequency}}{4 \times (65536\text{-RCAP2H}, RCAP2L)}$$

In the clock-out mode, Timer 2 roll-overs will not generate an interrupt. This is similar to when Timer 2 is used as a baud -rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies can not be determined independently from one another since they both use RCAP2H and RCAP2L.



- 16 - Ver 1.02

2.5 SERIAL INTERFACE (USART)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in Table 6. The possible baud rates can be calculated using the formulas given in Table 7.

Table 6. USART Operating Modes

Mode	sc	ON	Baudrate	Description		
Wiode	SM0	SM1	Bauurate	Description		
0	0	0	<u>fosc</u> 12	Serial data enters and exits through RxD. TxD outputs the shift clock. 8-bit are transmitted/received (LSB first)		
1	0	1	Timer 1/2 overflow rate	8-bit UART 10 bits are transmitted (through TxD) or received (RxD)		
2	1	0	$\frac{f_{OSC}}{32}$ or $\frac{f_{OSC}}{64}$	9-bit UART 11 bits are transmitted (TxD) or received (RxD)		
3	1	1	Timer 1/2 overflow rate	9-bit UART Like mode 2 except the variable baud rate		

Table 7. Formulas for caculating Baud rates

Baud Rate derived from	Interface Mode	Baudrate		
Openillada a	0	$\frac{f_{\text{osc}}}{12}$		
Oscillator	2	$\frac{2^{SMOD}}{64} \times f_{OSC}$		
Timer 1 (16-bit timer)	1,3	$\frac{2^{SMOD}}{32} \times (Timer \ 1 \ overflow)$		
(8-bit timer with 8-bit auto reload)	1,3	$\frac{2^{SMOD}}{32} \times \frac{f_{OSC}}{12 \times [256 - (TH1)]}$		
Timer 2	1,3	$\frac{f_{\text{OSC}}}{32 \times [65536 - (RC2H, RC2L)]}$		

Ver 1.02 - 17 -

2.6 INTERRUPT SYSTEM

The GMS99C58 provides 6 interrupt sources with two priority levels. Figure 3 gives a general overview of the interrupt sources and illustrates the request and control flags.




Figure 3. Interrupt Structure

Table 8. Interrupt Sources and their corresponding interrupt vectors

Source (Request Flags)	Vectors	Vector Address
RESET	RESET	0000H
IE0	External interrupt 0	0003H
TF0	Timer 0 interrupt	000BH
IE1	External interrupt 1	0013H
TF1	Timer 1 interrupt	001BH
RI + TI	Serial port interrupt	0023H
TF2 + EXF2	Timer 2 interrupt	002BH

- 18 - Ver 1.02

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in Table 9.

Table 9. Interrupt Priority-Within-Level

Interre	Priority	
External Interrupt 0	IE0	High
Timer 0 Interrupt	TF0	↓
External Interrupt 1	IE1	\downarrow
Timer 1 Interrupt	TF1	\downarrow
Serial Channel	RI + TI	↓
Timer 2 Interrupt	TF2 + EXF2	Low

2.7 Power Saving Modes

Two power down modes are available, the Idle Mode and Power Down Mode.

The bits PDE and IDLE of the register PCON select the Power Down mode or the Idle mode, respectively. If the Power Down mode and the Idle mode are set at the same time, the Power Down mode takes precedence. Table 10 gives a general overview of the power saving modes.

Table 10. Power Saving Modes Overview

Mode	Entering Instruction Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H	Enabled interrupt. Hardware Reset.	CPU is gated off. CPU status registers maintain their data. Peripherals are active.
Power-Down mode	ORL PCON, #02H	Hardware Reset	Oscillator is stopped, contents of on- chip RAM and SFR's are maintained (leaving Power Down Mode means redefinition of SFR contents).

In the Power Down mode of operation, V_{CC} can be reduced to minimize power consumption. It must be ensured, however, that V_{CC} is not reduced before the Power Down mode is invoked, and that V_{CC} is restored to its normal operating level, before the Power Down mode is terminated. The reset signal that terminates the Power Down mode also restarts the oscillator. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

Ver 1.02 - 19 -

Chapter 3. ELECTRICAL CHARACTERISTICS

3.1 Absolute Maximum Ratings

Ambient temperature under bias (T _A)	-40 to +85 °C
Storage temperature (T _{ST})	65 to + 150 °C
Voltage on V _{CC} pins with respect to ground (V _{SS})	0.5V to 6.5V
Voltage on any pin with respect to ground (V _{SS})	0.5V to $V_{CC} + 0.5V$
Input current on any pin during overload condition	10mA to +10mA
Absolute sum of all input currents during overload condition	100mA
Power dissipation	TBD

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions $(V_{IN} > V_{CC})$ or $V_{IN} < V_{SS}$ the Voltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

3.2 DC Characteristics (5V Version)

 V_{CC} = 5V \pm 10%; V_{SS} =0V; T_A = 0°C to 70°C

Parameter	Limit Values				Test Conditions
Parameter	Symbol	Min.	Max.	Unit	rest Conditions
Input low voltage (except EA, RESET)	V _{IL}	-0.5	0.2V _{CC} - 0.1	V	-
Input low voltage (EA)	V _{IL1}	-0.5	0.1V _{CC} - 0.1	V	-
Input low voltage (RESET)	V_{IL2}	-0.5	0.2V _{CC} + 0.1	V	-
Input high voltage (except XTAL1, EA, RESET)	V _{IH}	0.2V _{CC} + 0.9	V _{CC} + 0.5	V	-
Input high voltage to XTAL1	V _{IH1}	0.7V _{CC}	V _{CC} + 0.5	V	-
Input high voltage to $\overline{EA},$ RESET	V _{IH2}	0.6V _{CC}	V _{CC} + 0.5	V	-
Output low voltage (ports 1, 2, 3)	V _{OL}	-	0.45	V	I _{OL} = 1.6mA ¹⁾
Output low voltage (port 0, ALE, PSEN)	V _{OL1}	-	0.45	V	I _{OL} = 3.2mA ¹⁾
Output high voltage (ports 1, 2, 3)	V _{OH}	2.4 0.9V _{CC}	-	V	I _{OH} = -80μA I _{OH} = -10μA
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V _{OH1}	2.4 0.9V _{CC}	-	V	I _{OH} = -800μA ²⁾ I _{OH} = -80μA ²⁾
Logic 0 input current (ports 1, 2, 3)	I _{IL}	-10	-50	μА	V _{IN} = 0.45V

- 20 - Ver 1.02

Parameter	Symbol	Limit	Unit	Test Conditions	
Parameter	Symbol	Min.	Max.	Ullit	rest Conditions
Logical 1-to-0 transition current (ports 1, 2, 3)	I _{TL}	-65	-650	μΑ	V _{IN} = 2.0V
Input leakage current (port 0, EA)	ILI	-	±1	μΑ	0.45 < V _{IN} < V _{CC}
Pin capacitance	C _{IO}	-	10	pF	f _C = 1MHz T _A = 25°C
Power supply current: Active mode, 12MHz ³⁾ Idle mode, 12MHz ³⁾ Active mode, 24 MHz ³⁾ Idle mode, 24MHz ³⁾ Power Down Mode ³⁾	I _{CC} 12 I _{Idle} 12 I _{CC} 24 I _{Idle} 24 I _{PD}		21 18 36 20 50	mA mA mA mA	V _{CC} = 5V ⁴) V _{CC} = 5V ⁵) V _{CC} = 5V V _{CC} = 5V V _{CC} = 5V ⁶)

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100pF), the noise pulse on ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and $\overline{\text{PSEN}}$ to momentarily fall below the 0.9V_{CC} specification when the address lines are stabilizing.
- 3) $\,$ I_{CC} Max at other frequencies is given by:

active mode: $I_{CC} = 1.27 \times f_{OSC} + 5.73$ idle mode: $I_{CC} = 0.28 \times f_{OSC} + 1.45$.

where f_{OSC} is the oscillator frequency in MHz. I_{CC} values are given in mA and measured at V_{CC} = 5V.

4) I_{CC} (active mode) is measured with:

XTAL1 driven with t_{CLCH} , t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} - 0.5V; XTAL2 = N.C.;

EA = Port0 = RESET = V_{CC}; all other pins are disconnected. I_{CC} would be slightly higher if a crystal oscillator is used (appr. 1mA).

- 5) I_{CC} (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with t_{CLCH} , t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; XTAL2 = N.C.; RESET = \overline{EA} = V_{SS} ; Port0 = V_{CC} ; all other pins are disconnected;
- 6) I_{PD} (Power Down Mode) is measured under following conditions:

 EA = Port0 = V_{CC}; RESET = V_{SS}; XTAL2 = N.C.; XTAL1 = V_{SS}; all other pins are disconnected.

Ver 1.02 - 21 -

3.3 AC Characteristics

Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a 't' (stand for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

 A: Address
 T: Time

 C: Clock
 V: Valid

 D: Input Data
 W: WR signal

H: Logic level HIGH X: No longer a valid logic level

I: Instruction (program memory contents) Z: Float

L: Logic level LOW, or ALE

P: PSEN For example,

Q: Output Data t_{AVLL} = Time from Address Valid to ALE Low t_{LLPL} = Time from ALE Low to \overline{PSEN} Low

3.3.1 For f_{osc} =3.5MHz ~ 12MHz

 $V_{CC}\!\!=5V\,\pm\,$ 10%; $V_{SS}\!\!=0V;\,$ $T_{A}\!\!=0^{\circ}C$ to 70°C

(C_L for port 0. ALE and \overline{PSEN} outputs = 100pF; C_L for all other outputs = 80pF)

Table 11. Program Memory Characteristics

Parameter	Symbol	12 MHz C	Scillator	Variable 1/t _{CLCL} = 3.	Unit	
		Min.	Max.	Min.	Max.	
ALE pulse width	t _{LHLL}	127	-	2t _{CLCL} -40	-	ns
Address setup to ALE	t _{AVLL}	43	-	t _{CLCL} -40	ı	ns
Address hold after ALE	t _{LLAX}	30	-	t _{CLCL} -53	-	ns
ALE low to valid instruction in	t _{LLIV}	-	233	-	4t _{CLCL} -100	ns
ALE to PSEN	t _{LLPL}	58	-	t _{CLCL} -25	-	ns
PSEN pulse width	t _{PLPH}	215	-	3t _{CLCL} -35	-	ns
PSEN to valid instruction in	t _{PLIV}	-	150	-	3t _{CLCL} -100	ns
Input instruction hold after PSEN	t _{PXIX}	0	-	0	-	ns
Input instruction float after PSEN	t _{PXIZ} †	-	63	-	t _{CLCL} -20	ns
Address valid after PSEN	t _{PXAV} †	75	-	t _{CLCL} -8	-	ns
Address to valid instruction in	t _{AVIV}	-	302	-	5t _{CLCL} -115	ns
Address float to PSEN	t _{AZPL}	0	-	0	-	ns

[†] Interfacing the GMS99C58 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

- 22 - Ver 1.02

Table 12. External Data Memory Characteristics

Parameter	Symbol	12 MHz C	Scillator	Variable (1/t _{CLCL} = 3.	Unit	
		Min.	Max.	Min.	Max.	
RD pulse width	t _{RLRH}	400	-	6t _{CLCL} -100	-	ns
WR pulse width	twLwH	400	-	6t _{CLCL} -100	-	ns
Address hold after ALE	t _{LLAX2}	30	-	t _{CLCL} -53	-	ns
RD to valid data in	t _{RLDV}	-	252	-	5t _{CLCL} -165	ns
Data hold after RD	t _{RHDX}	0	-	0	-	ns
Data float after RD	t _{RHDZ}	-	97	-	2t _{CLCL} -70	ns
ALE to valid data in	t _{LLDV}	-	517	-	8t _{CLCL} -150	ns
Address to valid data in	t _{AVDV}	-	583	-	9t _{CLCL} -165	ns
ALE to WR or RD	t _{LLWL}	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
Address valid to WR or RD	t _{AVWL}	203	-	4t _{CLCL} -130	-	ns
WR or RD high to ALE high	twHLH	43	123	t _{CLCL} -40	t _{CLCL} +40	ns
Data valid to WR transition	t _{QVWX}	33	-	t _{CLCL} -50	-	ns
Data setup before WR	t _{QVWH}	433	-	7t _{CLCL} -150	-	ns
Data hold after WR	twhqx	33	-	t _{CLCL} -50	-	ns
Address float after RD	t _{RLAZ}	-	0	-	0	ns

Table 13. External Clock Drive

Parameter	Symbol	Variable ((Freq. = 3.5	Unit	
		Min.	Max.	
Oscillator period	tclcl	83.3	285.7	ns
High time	tchcx	20	t _{CLCL} - t _{CLCX}	ns
Low time	tclcx	20	t _{CLCL} - t _{CHCX}	ns
Rise time	t _{CLCH} -		- 20	
Fall time	t _{CHCL}	-	20	ns

Ver 1.02 - 23 -

3.3.2 for f_{osc} =3.5MHz ~ 24MHz

 $V_{CC}\!\!=5V\pm~10\%;\,V_{SS}\!\!=0V;\,\,T_{A}\!\!=0^{\circ}C$ to $70^{\circ}C$

(C_L for port 0. ALE and \overline{PSEN} outputs = 100pF; C_L for all other outputs = 80pF)

Table 14. Program Memory Characteristics

Parameter	Symbol	24 MHz Oscillator		Variable 0 1/t _{CLCL} = 3.	Unit	
		Min.	Max.	Min.	Max.	
ALE pulse width	tLHLL	43	-	2t _{CLCL} -40	-	ns
Address setup to ALE	t _{AVLL}	17	-	t _{CLCL} -25	-	ns
Address hold after ALE	t _{LLAX}	17	-	tclcl-25	-	ns
ALE low to valid instruction in	t _{LLIV}	-	80	-	4t _{CLCL} -87	ns
ALE to PSEN	t _{LLPL}	22	-	t _{CLCL} -20	-	ns
PSEN pulse width	t _{PLPH}	95	-	3t _{CLCL} -30	-	ns
PSEN to valid instruction in	t _{PLIV}	-	60	-	3t _{CLCL} -65	ns
Input instruction hold after PSEN	t _{PXIX}	0	-	0	-	ns
Input instruction float after PSEN	t _{PXIZ} †	-	32	-	t _{CLCL} -20	ns
Address valid after PSEN	t _{PXAV} †	75	-	tclcl-5	-	ns
Address to valid instruction in	t _{AVIV}	-	148	-	5t _{CLCL} -60	ns
Address float to PSEN	t _{AZPL}	0	-	0	-	ns

[†] Interfacing the GMS99C58 to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

Table 15. External Data Memory Characteristics

Parameter	Symbol	24 MHz C	scillator	Variable (1/t _{CLCL} = 3.	Unit	
		Min.	Max.	Min.	Max.	
RD pulse width	trlrh	180	ı	6t _{CLCL} -70	-	ns
WR pulse width	t _{WLWH}	180	ı	6t _{CLCL} -70	ı	ns
Address hold after ALE	t _{LLAX2}	15	-	t _{CLCL} -27	-	ns
RD to valid data in	t _{RLDV}	-	118	-	5t _{CLCL} -90	ns
Data hold after RD	t _{RHDX}	0	-	0	-	ns
Data float after RD	t _{RHDZ}	-	63	-	2t _{CLCL} -20	ns
ALE to valid data in	t _{LLDV}	-	200	-	8t _{CLCL} -133	ns
Address to valid data in	t _{AVDV}	-	220	-	9t _{CLCL} -155	ns
ALE to WR or RD	t _{LLWL}	75	175	3t _{CLCL} -50	3t _{CLCL} +50	ns

- 24 - Ver 1.02

Parameter	Symbol	24 MHz Oscillator		Variable (1/t _{CLCL} = 3.	Unit	
		Min.	Max.	Min.	Max.	
Address valid to WR or RD	t _{AVWL}	67	-	4t _{CLCL} -97	1	ns
WR or RD high to ALE high	twhLH	17	67	t _{CLCL} -25	t _{CLCL} +25	ns
Data valid to WR transition	t _{QVWX}	5	-	t _{CLCL} -37	-	ns
Data setup before WR	t _{QVWH}	170	-	7t _{CLCL} -122	1	ns
Data hold after WR	twHQX	15	-	t _{CLCL} -27	ı	ns
Address float after RD	t _{RLAZ}	-	0	-	0	ns

Table 16. External Clock Drive

Parameter	Symbol	Variable (Freq. = 3.5	Unit		
		Min.	Max.		
Oscillator period	tclcl	41.7	285.7	ns	
High time	t _{CHCX}	12	t _{CLCL} - t _{CLCX}	ns	
Low time	tclcx	12	t _{CLCL} - t _{CHCX}	ns	
Rise time	tclch	-	12	ns	
Fall time	t _{CHCL}	-	12	ns	

Ver 1.02 - 25 -




Figure 4. External Program Memory Read Cycle




Figure 5. External Data Memory Read Cycle




Figure 6. External Data Memory Write Cycle

Ver 1.02 - 27 -

Chapter 4. Flash Characteristics

4.1 Flash Characteristics

The GMS99C58 is programmed by using a Pulse Programming algorithm. Table 17 shows the logic levels for reading the main memory, for programming the main memory, for programming the encryption table, for programming the security bits, and erase the all Flash cell memory. The circuit configuration and waveforms are shown in Figure 7 and Figure 9. Figure 10 shows the circuit configuration for normal program memory verification.

4.2 Program Operation

The setup for pulse programming is shown in Figure 8. Note that the GMS99C58 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers. The address of the Flash location to be programmed is applied to ports 1 and 2, pont3 as shown in Figure 7. The code byte to be programmed into that location are held at the "Pgm code Data" levels indicated in Table 17.

To program the encryption table, repeat the pulse programming sequence for addresses 0 through 3FH, using the "Pgm Encryption table" levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the pulse programming sequence using the "Pgm Security Bit" levels after one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the EA/VPP pin must not be allowed to go above the maximum specified VPP level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The VPP source should be well regulated and free glitches and overshoot.

4.3 Program Verify Operation

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the memory location to be read is applied to ports 1, 2, and 3 as shown in Figure 10. The other pins are held at the "Verify Code Data" levels indicated in Table 17. The contents of the address location will be emitted on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

4.4 Chip erase

All Flash cells are erased electrically at the same time. Chip erase is initiated by using the proper combination of control signal using "Chip Erase mode". The main memory, lock bit, and encryption memory are written with all "1" in the Chip erase operation. In this mode, Chip erase is self timed and takes about more than 200ms

4.5 Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 17, and which satisfies the timing specifications, is suitable.

- 28 - Ver 1.02

	Mode	RST	PSEN	PROG	EV/V _{PP}	P2.7	P2.6	P3.7	P3.6
Verify	Verify code data	1	0	1	1	0	0	1	1
	Pgm code data	1	0	0	Vpp	1	0	1	1
PGM	Pgm encrypyion table	1	0	0	Vpp	1	0	1	0
	Pgm security bit 1	1	0	0	Vpp	1	1	1	1
	Pgm security bit 2	1	0	0	Vpp	1	1	0	0
Chip era	ise	1	0	0	Vpp	0	1	0	0

Note:

- 1. "0": valid low for that pin, "1": valid high for that pin.
- 2. VPP= $11.75V \pm 0.25V$.
- 3. VCC= 5V \pm 10% during programming ,verification, and erasing.
- 4. ALE/PROG receivers programming and erasing pulses while V_{PP} is held at 11.75V.
- 5. ALE/PROG Low Pulse width and repeat limit are 20us and 4 times during programming.
- 6. ALE/PROG Low Pulse width and repeat limit are 30ms and 5 times during erasing.
- 7. A14, A13, A12 are forced to Low during the erasing time.




Figure 7. Programming Code data Configuration

Ver 1.02 - 29 -




Figure 8. /PROG waveform




Figure 9. Program Verification

- 30 - Ver 1.02

4.6 Flash Programming and Verification Characteristics

 T_A = 21°C to 27°C, V_{CC} = 5V \pm 10%, V_{SS} =0V;

Parameter	Symbol	Limit Values		11.7
		Min.	Max.	Unit
Programming supply voltage	V _{PP}	11.5	12.0	V
Programming supply current	I _{PP}	-	50	mA
Oscillator frequency	1/t _{CLCL}	4	6	MHz
Address setup to PROG low	tavgl	48t _{CLCL}	-	-
Address hold after PROG	t _{GHAX}	48t _{CLCL}	-	-
Data setup to PROG low	t _{DVGL}	48t _{CLCL}	-	-
Data hold after PROG	t _{GHDX}	48t _{CLCL}	-	-
P2.7 (ENABLE) high to V _{PP}	tensh	48t _{CLCL}	-	-
V _{PP} setup to PROG low	tshgl	10	-	μs
V _{PP} hold after PROG	t _{GHSL}	10	-	μs
PROG width of Program	t _{GLGH}	18	22	μs
PROG width of Erase	t _{GLGH}	90	110	ms
Address to data valid	t _{AVQV}	-	48t _{CLCL}	-
ENABLE low to data valid	tELQV	-	48t _{CLCL}	-
Data float after ENABLE	t _{EHQZ}	0	48t _{CLCL}	-
PROG high to PROG low	tgHGL	5	-	μs

Ver 1.02 - 31 -





Figure 10. Flash Programming and Verification

Chapter 5. Recommended Oscillator Circuits



- 32 - Ver 1.02