IS61LV12824



128K x 24 HIGH-SPEED CMOS STATIC RAM WITH 3.3V SUPPLY

FEATURES

- · High-speed access time: 8, 9, 10, 12 ns
- · CMOS low power operation
 - 720 mW (typical) operating @ 9 ns
 - 36 mW (typical) standby @ 9 ns
- · TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- · Three state outputs
- · Available in 119-pin 14x22mm PBGA

DESCRIPTION


The ICSI IS61LV12824 is a high-speed, static RAM organized as 131,072 words by 24 bits. It is fabricated using ICSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 8 ns with low power consumption.

When $\overline{\text{CE1}}$, $\overline{\text{CE2}}$ are HIGH and CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, $\overline{CE1}$, CE2, $\overline{CE2}$ and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS61LV12824 is packaged in the JEDEC standard 119-pin 14*22mm PBGA.

FUNCTIONAL BLOCK DIAGRAM



ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



PIN CONFIGURATION 119-pin 14x22mm PBGA

	1	2	3	4	5	6	7
Α	NC	A11	A14	A15	A16	A4	NC
В	NC	A12	A13	CE1	A 5	А3	NC
С	I/O16	NC	CE2	NC	CE2	NC	I/O0
D	I/O17	Vccq	GND	GND	GND	Vccq	I/O1
E	I/O18	GND	Vcc	GND	Vcc	GND	1/02
F	I/O19	Vccq	GND	GND	GND	Vccq	I/O3
G	I/O20	GND	Vcc	GND	Vcc	GND	I/O4
Н	I/O21	Vccq	GND	GND	GND	Vccq	I/O5
J	Vccq	GND	Vcc	GND	Vcc	GND	Vccq
K	1/022	Vccq	GND	GND	GND	Vccq	I/O6
L	I/O23	GND	Vcc	GND	Vcc	GND	1/07
M	I/O12	Vccq	GND	GND	GND	Vccq	I/O8
N	I/O13	GND	Vcc	GND	Vcc	GND	I/O9
Р	I/O14	Vccq	GND	GND	GND	Vccq	I/O10
R	I/O15	NC	NC	NC	NC	NC	I/O11
T	NC	A10	A8	WE	A0	A1	NC
U	NC	A9	A7	ŌĒ	A6	A2	NC

PIN DESCRIPTIONS

A0-A16	Address Inputs
I/O0-I/O23	Data Inputs/Outputs
CE1, CE2	Chip Enable Input LOW
CE2	Chip Enable Input HIGH
ŌĒ	Output Enable Input
WE	Write Enable Input
NC	No Connection
Vcc	Power
Vccq	I/O Power
GND	Ground



TRUTH TABLE

Mode	WE	CE1	CE2	CE2	ŌĒ	I/O0-I/O23	Vcc Current
Not Selected	Х	Н	Х	Х	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	L	Н	High-Z	Icc
	Χ	L	Н	L	Χ	High-Z	
Read	Н	L	Н	L	L	D оит	1cc
	Н	L	Н	L	Н	High-Z	
Write	L	L	Н	L	Х	Din	Icc
	L	L	Н	L	Н	HIHG-Z	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Parameter				
Vcc	Power Supply Voltage Relative	Power Supply Voltage Relative to GND				
VTERM	Terminal Voltage with Respect	to GND	-0.5 to Vcc + 0.5	V		
Тѕтс	Storage Temperature		-65 to + 150	°C		
TBIAS	Temperature Under Bias:	Com.	-10 to +85	°C		
		Ind.	-45 to + 90	°C		
Рт	Power Dissipation		2.0	W		
Іоит	DC Output Current		±20	mA		

Note:

OPERATING RANGE

Range	Ambient Temperature	Vcc (8, 9, 10 ns)	Vcc (12 ns)	
Commercial	0°C to +70°C	3.3V + 10%, - 5%	3.3V ± 10%	
Industrial	-40°C to +85°C	3.3V + 10%, -5%	3.3V ± 10%	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., IoH = -4.0 mA	2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA	_	0.4	V
ViH	Input HIGH Voltage		2.2	Vcc + 0.3	V
VIL	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V
lu	Input Leakage	GND ≤ V _{IN} ≤ V _{CC}	-1	1	μΑ
ILO	Output Leakage	GND ≤ Vo∪т ≤ Vcc, Outputs Disabled	-1	1	μΑ

Note:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1.} V_{IL} (min.) = -0.3V DC; V_{IL} (min.) = -2.0V AC (pulse width ≤ 2.0 ns). V_{IH} (max.) = V_{CC} + 0.3V DC; V_{IH} (max.) = V_{CC} + 2.0V AC (pulse width ≤ 2.0 ns).



POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-8	ns	-9	ns	-10	ns	-12	ns ns		
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Icc	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = fmax	Com. Ind.	_	210 —	_	200 220	_ _	180 210	_	190 190	mA	
ISB1	TTL Standby Current (TTL Inputs)	$\label{eq:Vcc} \begin{aligned} &Vcc = Max., \\ &V_{\text{IN}} = \text{Vih or Vil., f} = 0 \\ &\overline{CE1}, \overline{CE2}, \geq \text{Vih, CE2} \leq \text{Vil.} \end{aligned}$	Com. Ind.	_	70 70	_	60 70	_	50 55	_	50 55	mA	
ISB2	CMOS Standby Current (CMOS Inputs)	$\begin{tabular}{lll} & Vcc = Max., \\ \hline $CE1$, $CE2$ $\ge Vcc - 0.2V$, \\ $CE2$ $\le 0.2V$, $Vin $\ge Vcc - 0.2V$, \\ $or Vin $\le 0.2V$, $f = 0$. \\ \end{tabular}$	Com. Ind. V,	_	10 —	_	10 20	_	10 20	_	10 20	mA	

Note:

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

Note:

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	2 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1




Figure 2

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{1.} Tested initially and after any design or process changes that may affect these parameters.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-8	8		.9	-1	0	-1	2		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	9	_	10	_	12	-	15	_	ns	
taa	Address Access Time	_	9	_	10	_	12	_	15	ns	
tона	Output Hold Time	3	_	3	_	3	_	3	_	ns	
tace tace2	CE1, CE2 Access Time CE2 Access Time	-	8	_	9	_	10	_	12	ns	
tDOE	OE Access Time	_	4	_	4	_	4	_	4	ns	
thzoe(2)	OE to High-Z Output	0	5	0	5	0	6	0	7	ns	
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns	
thzce ⁽²⁾	CE1, CE2 to High-Z Output CE2 to High-Z Output	0	5	0	5	0	6	0	7	ns	
tLZCE ⁽²⁾	CE, CE2 to Low-Z Output CE2 to Low-Z Output	3	_	3	_	3	-	3	_	ns	


Notes:

Test conditions assume signal transition times of 2 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
 Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE1} = \overline{CE2} = \overline{OE} = VIL; CE2 = VIH)$



READ CYCLE NO. 2^(1,3)



- 1. WE is HIGH for a Read Cycle.
- The device is continuously selected. OE, CE1, CE2 = VIL. CE2 = VIH.
 Address is valid prior to or coincident with CE1, CE2 LOW and CE2 HIGH transition.




WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-8	3		.9	-1	10	-1	2		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
twc	Write Cycle Time	8	_	9	_	10	-	12	_	ns	
tsce tsce2	CE1, CE2 to Write End CE2 to Write End	7 7	_	8 8	_ _	8 8	_ _	9 9		ns	
taw	Address Setup Time to Write End	7	_	8	_	8	_	9	_	ns	
tha	Address Hold from Write End	0	_	0	_	0	_	0	_	ns	
tsa	Address Setup Time	0	_	0	_	0	_	0	_	ns	
tpwe1	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = HIGH)	6	_	8	_	8	_	9	_	ns	
tPWE2	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = LOW)	6	_	9	_	9	_	10	_	ns	
tsp	Data Setup to Write End	4.5	_	5	_	5	_	5	_	ns	
thD	Data Hold from Write End	0	_	0	_	0	_	0	_	ns	
thzwe ⁽²⁾	WE LOW to High-Z Output	_	3.5	_	3.5	_	3.5	_	3.5	ns	
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	3	_	3	_	3	_	3	_	ns	

Notes:


- 1. Test conditions assume signal transition times of 2 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE1, CE2 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

WRITE CYCLE NO. 1 (WE Controlled)






WRITE CYCLE NO. $2^{(1)}$ (\overline{CE} Controlled: \overline{OE} = HIGH or LOW: $\overline{CE1}$, $\overline{CE2}$ or CE2 Terminates Write)



WRITE CYCLE NO. $2^{(1)}$ (WE Controlled: \overline{OE} = LOW, $\overline{CE1}$, $\overline{CE2}$ = LOW; CE2 = HIGH: WE TEMINATES WRITE)



Note:

1. The internal Write time is defined by the overlap of $\overline{CE1}$ and $\overline{CE2}$ = LOW, CE2 = HIGH and \overline{WE} = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
8	IS61LV12824-8B	14*22mm PBGA
9	IS61LV12824-9B	14*22mm PBGA
10	IS61LV12824-10B	14*22mm PBGA
12	IS61LV12824-12B	14*22mm PBGA



Integrated Circuit Solution Inc.

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,

HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140 FAX: 886-2-26962252

http://www.icsi.com.tw

IS61LV12824

