IS61LV12816



128K x 16 HIGH-SPEED CMOS STATIC RAM WITH 3.3V SUPPLY

FEATURES

- · High-speed access time: 8, 10, 12, and 15 ns
- · CMOS low power operation
- TTL and CMOS compatible interface levels
- Single 3.3V ± 10%power supply
- Fully static operation: no clock or refresh required
- · Three state outputs
- · Data control for upper and lower bytes
- · Industrial temperature available

DESCRIPTION


The *ICSI* IS61LV12816 is a high-speed, 2,097,152-bit static RAM organized as 131,072 words by 16 bits. It is fabricated using *ICSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 8 ns with low power consumption.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, $\overline{\text{CE}}$ and $\overline{\text{OE}}$. The active LOW Write Enable ($\overline{\text{WE}}$) controls both writing and reading of the memory. A data byte allows Upper Byte ($\overline{\text{UB}}$) and Lower Byte ($\overline{\text{LB}}$) access.

The IS61LV12816 is packaged in the JEDEC standard 44-pin 400mil SOJ, 44-pin 400mil TSOP-2, and 48-pin 6*8mm TF-BGA.


FUNCTIONAL BLOCK DIAGRAM




ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution, Inc.




PIN CONFIGURATIONS 44-Pin SOJ



44-Pin TSOP-2



48-Pin TF-BGA





PIN DESCRIPTIONS

A0-A16	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
ĪB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vcc	Power
GND	Ground

OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	-40°C to +85°C	3.3V ± 10%

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter		Value	Unit
Vcc	Power Supply Voltage Relati	ve to GND	-0.5 to 4.0	V
VTERM	Terminal Voltage with Respe	-0.5 to Vcc+0.5	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
TBIAS	Temperature Under Bias:	Com.	-65 to +85	°C
		Ind.	-45 to +90	°C
Рт	Power Dissipation		2.0	W
Іоит	DC Output Current (LOW)		<u>+</u> 20	mA

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., IoH = -4.0 mA		2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., loL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2	Vcc + 0.3	V
VIL	Input LOW Voltage ⁽¹⁾			-0.3	0.8	V
lu	Input Leakage	GND ≤ Vin ≤ Vcc	Com. Ind.	–1 –5	1 5	μA μA
lLO	Output Leakage	GND ≤ Vouт ≤ Vcc, Outputs Disabled	Com. Ind.	–1 –5	1 5	μA μA

- 1. V_{IL} (min.) = -2.0V for pulse width less than 10 ns.
- 2. The Vcc operating range for 8 ns is 3.3V +10%, -5%.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



TRUTH TABLE

					I/O PIN				
Mode	WE	CE	ŌĒ	<u>ГВ</u>	ŪB	1/00-1/07	I/O8-I/O15	Vcc Current	
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	Х	Х	High-Z	High-Z	Icc	
	Χ	L	Χ	Н	Н	High-Z	High-Z		
Read	Н	L	L	L	Н	D оит	High-Z	Icc	
	Н	L	L	Н	L	High-Z	D оит		
	Н	L	L	L	L	D out	D ouт		
Write	L	L	Х	L	Н	Din	High-Z	Icc	
	L	L	Χ	Н	L	High-Z	DIN		
	L	L	Χ	L	L	DIN	DIN		

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-8 ns		-10	ns ns	-12 ns		-15 ns		
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
lcc	Vcc Dynamic Operating Supply Current	Vcc = Max., \overline{CE} = VIL lout = 0 mA, f = fmax	Com. Ind.	_	220 230	_	200 210	_	180 190	_	165 175	mA
ISB1	TTL Standby Current (TTL Inputs)	$\begin{aligned} &\text{Vcc} = \text{Max.,} \\ &\frac{\text{Vin}}{\text{CE}} \geq \text{ViH or Vil} \\ &\frac{\text{CE}}{\text{CE}} \geq \text{ViH or Vil} \end{aligned}$	Com. Ind.	-	30 40	_ _	30 40	_ _	30 40	_ _	30 40	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:vcc} \begin{split} & \frac{\text{Vcc} = \text{Max.,}}{\text{CE}} \geq \text{Vcc} - 0.2\text{V,}\\ & \text{VIN} \geq \text{Vcc} - 0.2\text{V, or}\\ & \text{VIN} \leq 0.2\text{V, f} = 0 \end{split}$	Com. Ind.	_	10 15	<u> </u>	10 15	<u>-</u>	10 15	<u>-</u>	10 15	mA

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.



CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

Note:

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-8	}	-10	0	-12	2	-1	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	8	-	10	_	12	_	15	_	ns
taa	Address Access Time	_	8	_	10	_	12	_	15	ns
tона	Output Hold Time	3	_	3	_	3	_	3	_	ns
tace	CE Access Time	8	-	_	10	_	12	_	15	ns
t DOE	OE Access Time	_	3	_	4	_	5	_	6	ns
thzoe(2)	OE to High-Z Output	_	3	_	4	_	5	0	6	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzce(2)	CE to High-Z Output	0	3	0	4	0	5	0	8	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	3	_	3	_	ns
t BA	LB, UB Access Time	_	3	_	4	_	5	_	6	ns
thzb(2)	LB, UB to High-Z Output	0	3	0	4	0	5	0	6	ns
tLZB ⁽²⁾	LB, UB to Low-Z Output	0	_	0	_	0	_	0	_	ns

Notes:

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

Notes

1. The Vcc operating range for 8 ns is 3.3V +10%, -5%.

AC TEST LOADS



Figure 1. Figure 2.

^{1.} Tested initially and after any design or process changes that may affect these parameters.


^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2(1,3)



- 1. WE is HIGH for a Read Cycle.
- The device is continuously selected. OE, CE, UB, or LB = VIL.
 Address is valid prior to or coincident with CE LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-8	3	-1	0	-12	2	-15	5		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
twc	Write Cycle Time	8	-	10	_	12	_	15	_	ns	
tsce	CE to Write End	7	-	8	-	8	_	10	_	ns	
taw	Address Setup Time to Write End	7	_	8	-	8	_	10	_	ns	
t HA	Address Hold from Write End	0	-	0	-	0	_	0	-	ns	
t sa	Address Setup Time	0	_	0	_	0	_	0	_	ns	
t PWB	LB, UB Valid to End of Write	7	-	8	_	9	_	10	_	ns	
tPWE ⁽⁴⁾	WE Pulse Width	7	-	8	-	9	_	10	-	ns	
tsp	Data Setup to Write End	4.5	_	5	_	6	_	7	_	ns	
tho	Data Hold from Write End	0	_	0	_	0	_	0	_	ns	
thzwe ⁽²⁾	WE LOW to High-Z Output	_	3	-	4	_	5	_	6	ns	
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	0	_	0	_	0	_	0	_	ns	

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

4. Tested with $\overline{\sf OE}$ Hith.



AC WAVEFORMS


WRITE CYCLE NO. 1 $^{(1,2)}(\overline{CE}$ Controlled, \overline{OE} is HIGH or LOW)




- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs and at least one of the $\overline{\text{LB}}$ and $\overline{\text{UB}}$ inputs being in the LOW state.
- 2. WRITE = (\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE}) .



WRITE CYCLE NO. $2^{(1)}$ (\overline{WE} Controlled. \overline{OE} is HIGH During Write Cycle)




WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle)





WRITE CYCLE NO. 4 (1,3)(LB, UB Controlled, Back-to-Back Write)



- 1. The internal Write time is defined by the overlap of \overline{CE} = LOW, \overline{UB} and/or \overline{LB} = LOW, and \overline{WE} = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The tsA, thA, tsD, and thD timing is referenced to the rising or falling edge of the signal that terminates the Write.
- Tested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
 WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package	Speed (ns)	Order Part No.	Package
8	IS61LV12816-8B	6*8mm TF-BGA	8	IS61LV12816-8BI	6*8mm TF-BGA
8	IS61LV12816-8K	400mil SOJ	8	IS61LV12816-8KI	400mil SOJ
8	IS61LV12816-8T	400mil TSOP-2	8	IS61LV12816-8TI	400mil TSOP-2
10	IS61LV12816-10B	6*8mm TF-BGA	10	IS61LV12816-10BI	6*8mm TF-BGA
10	IS61LV12816-10K	400mil SOJ	10	IS61LV12816-10KI	400mil SOJ
10	IS61LV12816-10T	400mil TSOP-2	10	IS61LV12816-10TI	400mil TSOP-2
12	IS61LV12816-12B	6*8mm TF-BGA	12	IS61LV12816-12BI	6*8mm TF-BGA
12	IS61LV12816-12K	400mil SOJ	12	IS61LV12816-12KI	400mil SOJ
12	IS61LV12816-12T	400mil TSOP-2	12	IS61LV12816-12TI	400mil TSOP-2
15	IS61LV12816-15B	6*8mm TF-BGA	15	IS61LV12816-15BI	6*8mm TF-BGA
15	IS61LV12816-15K	400mil SOJ	15	IS61LV12816-15KI	400mil SOJ
15	IS61LV12816-15T	400mil TSOP-2	15	IS61LV12816-15TI	400mil TSOP-2



Integrated Circuit Solution, Inc.

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,

HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140

FAX: 886-2-26962252

http://www.icsi.com.tw