

Document Title

32K x 8 Hight Speed SRAM with 3.3V

Revision History

Revision No	History	Draft Date	Remark
0A	Initial Draft	April 19,2002	

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.



32K x 8 HIGH SPEED CMOS STATIC RAM

FEATURES

- High-speed access times:
 - -- 8, 10, 12, 15 ns
- Automatic power-down when chip is deselected
- CMOS low power operation
 - -- 345 mW (max.) operating
- -- 7 mW (max.) CMOS standby
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three-state outputs


DESCRIPTION

The ICSI IC61LV256 is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using ICSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 8 ns maximum.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 600 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable (\overline{CE}). The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IC61LV256 is available in the JEDEC standard 28-pin, 300mil SOJ and the 8*13.4mm TSOP-1 package.



FUNCTIONAL BLOCK DIAGRAM


ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



PIN CONFIGURATION 28-Pin SOJ

A14 🗌	1	28 🗋 VCC
A12	2	27 🗌 🚾
A7 🗌	3	26 🗋 A13
A6 🗌	4	25 🗋 A8
A5 🗌	5	24 🗋 A9
A4 [6	23 🗍 A11
A3 [7	22 🛛 🖸
A2 [8	21 🗋 A10
A1 [9	20 🗍 CE
A0 [10	19 🛛 1/07
I/O0 [11	18 🛛 1/06
I/O1 [12	17 🛛 1/05
I/O2 [13	16 🛛 1/04
GND	14	15 🗍 I/O3

PIN CONFIGURATION 8x13.4mm TSOP-1



PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/00-I/07	Input/Output
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	Vcc Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	High-Z	lcc
Read	Н	L	L	Dout	lcc
Write	L	L	Х	Din	lcc

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter		Value	Unit
Vcc	Power Supply Voltage Relative to GND		-0.5 to +4.6	V
VTERM	Terminal Voltage with Respect to GND		-0.5 to +4.6	V
TBIAS	Temperature Under Bias	Com.	-10 to +85	°C
		Ind.	-45 to +90	
Tstg	Storage Temperature		-65 to +150	°C
PD	Power Dissipation		1	W
Ιουτ	DC Output Current		±20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Speed	Vcc
Commercial	0°C to +70°C	8, 10, 12	3.3V, +10%, -5%
		15	3.3V ± 10%
Industrial	-40°C to +85°C	All	3.3V + 10%, -5%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., Iон = -4.0 mA		2.4	—	V
Vol	Output LOW Voltage	Vcc = Min., Io∟ = 8.0 mA		—	0.4	V
Vін	Input HIGH Voltage			2.2	Vcc + 0.3	V
VIL	Input LOW Voltage ⁽¹⁾			-0.3	0.8	V
LI	Input Leakage	$GND \le V_{IN} \le V_{CC}$	Com. Ind.	–1 –5	1 5	μΑ
Ilo	Output Leakage	$GND \le VOUT \le Vcc$, Outputs Disabled	Com. Ind.	–1 –5	1 5	μA

Notes:

1. VIL (min.) = -0.3V (DC); VIL (min.) = -2.0V (pulse width ≤ 2.0 ns).

VIH (max.) = Vcc + 0.5V (DC); VIH (max.) = Vcc + 2.0V (pulse width \leq 2.0 ns).

2. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Sym	Parameter	TestConditions		-8ns Min. Max.	-10ns Min. Max.	-12ns Min. Max.	-15ns Min. Max.	Unit
lcc	VcdDynamicOperating SupplyCurrent	Vcc=Max., CE=VIL lout=0mA, f=fmax	Com. Ind.	— 120 — 130	— 110 — 120	— 100 — 110	— 90 — 100	mA
ISB1	TTLStandbyCurrent (TTLInputs)	$\label{eq:Vcc=Max.,} \begin{array}{c} V_{IN} = V_{IH} \text{ or } V_{IL} \\ \hline \hline CE \geq V_{IH}, f = 0 \end{array}$	Com. Ind.	— Z — D	— Z — D	— Z — II	— Z — II	mA
ISB2	CMOSStandby Current(CMOSInputs)	$\label{eq:constraint} \begin{array}{l} Vcc=Max.,\\ \overline{CE} \leq Vcc-0.2V,\\ V_{IN} \geq Vcc-0.2V, or\\ V_{IN} \leq 0.2V, f=0 \end{array}$	Com. Ind.	— 2 — 5	— 2 — 5	— 2 — 5	— 2 — 5	mA

Notes:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Соит	Output Capacitance	Vout = 0V	5	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, Vcc = 3.3V.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Sumbol	Peromotor		ns) ns Max		2 ns		ns	Unit
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	8	—	10	—	12	—	15	—	ns
t AA	Address Access Time	_	8	_	10	_	12	_	15	ns
t OHA	Output Hold Time	2	_	2	_	2	_	2	—	ns
t ACE	CE Access Time	_	8	_	10	_	12	_	15	ns
İ DOE	OE Access Time	_	4	_	5	_	6	_	7	ns
tlzoe ⁽²⁾	OE to Low-Z Output	0	—	0	_	0	_	0	_	ns
tHZOE ⁽²⁾	OE to High-Z Output	_	4	_	5	_	5	_	6	ns
LZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	3	_	3	_	ns
tHZCE ⁽²⁾	CE to High-Z Output	_	4	_	5	_	6	_	7	ns
t PU ⁽³⁾	CE to Power-Up	0	_	0	_	0	_	0	_	ns
t PD ⁽⁴⁾	CE to Power-Down	_	8	_	10	_	12	_	15	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.2. Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100%

tested.

3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS





Figure 1.

Figure 2.




AC WAVEFORMS

READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle. 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with \overline{CE} LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)

Symbol	Parameter	-8 Min.	ns Max.	-1(Min.) ns Max.		2 ns Max.		ins Max.	Unit
twc	Write Cycle Time	8	_	10	_	12	_	15	_	ns
t SCE	CE to Write End	7	_	8	_	8	_	10		ns
taw	Address Setup Time to Write End	7	_	8	_	8	_	10	_	ns
t ha	Address Hold from Write End	0	_	0	_	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	0	_	0	_	ns
tPWE ⁽⁴⁾	WE Pulse Width	7	_	10		12	_	15		ns
tso	Data Setup to Write End	4.5	_	5	_	6	_	7	_	ns
thD	Data Hold from Write End	0	_	0	_	0	_	0	_	ns
tHZWE ⁽³⁾	WE LOW to High-Z Output	_	3.5	—	4	_	6	—	7	ns
tzwe ⁽³⁾	WE HIGH to Low-Z Output	0	_	0	_	0	_	0	_	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


4. Tested with OE HIGH.

AC WAVEFORMS

WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)








WRITE CYCLE NO. 2 (WE Controlled, OE is HIGH During Write Cycle) ^(1,2)

WRITE CYCLE NO. 3 (WE Controlled, OE is LOW During Write Cycle) (1)



Notes:

1. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

2. I/O will assume the High-Z state if \overline{OE} > VIH.

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed(ns)	OrderPartNo.	Package
8	IC61LV256-8T IC61LV256-8J	8*13.4mm TSOP-1 300mil SOJ
10	IC61LV256-10T IC61LV256-10J	8*13.4mm TSOP-1 300mil SOJ
12	IC61LV256-12T IC61LV256-12J	8*13.4mm TSOP-1 300mil SOJ
15	IC61LV256-15T IC61LV256-15J	8*13.4mm TSOP-1 300mil SOJ

ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed(ns)	OrderPartNo.	Package
8	IC61LV256-8TI IC61LV256-8JI	8*13.4mm TSOP-1 300mil SOJ
10	IC61LV256-10TI IC61LV256-10JI	8*13.4mm TSOP-1 300mil SOJ
12	IC61LV256-12TI IC61LV256-12JI	8*13.4mm TSOP-1 300mil SOJ
15	IC61LV256-15TI IC61LV256-15JI	8*13.4mm TSOP-1 300mil SOJ



Integrated Circuit Solution Inc.

HEADQUARTER: NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK, HSIN-CHU, TAIWAN, R.O.C. TEL: 886-3-5780333 Fax: 886-3-5783000

> BRANCH OFFICE: 7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C. TEL: 886-2-26962140 FAX: 886-2-26962252 http://www.icsi.com.tw