

Document Title

128 K x 16 bit Low Voltage and Ultra Low Power CMOS Static RAM

Revision History

| <u>Revision No</u> | <u>History</u> | <u>Draft Date</u> | <u>Remark</u> |
|--------------------|----------------|-------------------|---------------|
| 0A | Initial Draft | June 7,2002 | Preliminary |

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.

128K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

Preliminary

FEATURES

- High-speed access times: 55, 70, 100 ns
- CMOS low power operation
 - 60mW (typical)* operating
 - 3μW (typical)* CMOS standby
- TTL compatible interface levels
- Single 2.7V-3.6V Vcc power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- Available in the 44-pin TSOP-2 and 48-pin 6x8mm TF-BGA
- CE2 pin only for 48-pin TF-BGA.

* Typical values are measured at Vcc=3.0V, TA=25°C

DESCRIPTION


The *ICSI* IC62LV12816DL and IC62LV12816DLL are low-power, 2,097,152 bit static RAMs organized as 131,072 words by 16 bits. They are fabricated using *ICSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{CE1}$ is HIGH or when CE2 is low (deselected) or both \overline{LB} and \overline{UB} are HIGH, the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.

Easy memory expansion is provided by using Chip Enable Output and Enable inputs, $\overline{CE1}$, CE2 and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.

The IC62LV12816DL and IC62LV12816DLL are packaged in the JEDEC standard 44-pin TSOP-2 and 48-pin 6*8mm TF-BGA.


FUNCTIONAL BLOCK DIAGRAM




ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.

PIN CONFIGURATIONS

44-Pin TSOP-2



48-Pin TF-BGA (TOP View)



PIN DESCRIPTIONS

| | |
|------------|------------------------------|
| A0-A16 | Address Inputs |
| I/O0-I/O15 | Data Input/Output |
| CE1 | Chip Enable1 Input |
| CE2 | Chip Enable2 Input, BGA only |
| OE | Output Enable Input |
| WE | Write Enable Input |

| | |
|-----|---------------------------------|
| LB | Lower-byte Control (I/O0-I/O7) |
| UB | Upper-byte Control (I/O8-I/O15) |
| NC | No Connection |
| Vcc | Power |
| GND | Ground |

TRUTH TABLE

| Mode | WE | CE1 | CE2 | OE | LB | UB | I/O PIN | | Vcc Current |
|-----------------|----|-----|-----|----|----|----|-----------|------------|-------------|
| | | | | | | | I/O0-I/O7 | I/O8-I/O15 | |
| Not Selected | X | H | X | X | X | X | High-Z | High-Z | Standby |
| | X | X | L | X | X | X | High-Z | High-Z | Standby |
| | X | L | H | X | H | H | High-Z | High-Z | Standby |
| Output Disabled | H | L | H | H | L | X | High-Z | High-Z | Active |
| | H | L | H | H | X | L | High-Z | High-Z | Active |
| Read | H | L | H | L | L | H | DOUT | High-Z | Active |
| | H | L | H | L | H | L | High-Z | DOUT | Active |
| | H | L | H | L | L | L | DOUT | DOUT | Active |
| Write | L | L | H | X | L | H | DIN | High-Z | Active |
| | L | L | H | X | H | L | High-Z | DIN | Active |
| | L | L | H | X | L | L | DIN | DIN | Active |

OPERATING RANGE

| Range | Ambient Temperature | V _{CC} |
|------------|---------------------|-----------------|
| Commercial | 0°C to +70°C | 2.7V- 3.6V |
| Industrial | -40°C to +85°C | 2.7V - 3.6V |

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|-------------------|--------------------------------------|-------------------------------|------|
| V _{TERM} | Terminal Voltage with Respect to GND | -0.5 to V _{CC} + 0.5 | V |
| T _{BIAS} | Temperature Under Bias | -40 to +85 | °C |
| V _{CC} | V _{CC} related to GND | -0.3 to +4.0 | V |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| P _T | Power Dissipation | 1.0 | W |

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|--------------------------------|----------------------------------|---|------|-----------------------|------|
| V _{OH} | Output HIGH Voltage | I _{OH} = -1 mA | 2.0 | — | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 2.1 mA | — | 0.4 | V |
| V _{IH} ⁽¹⁾ | Input HIGH Voltage | | 2.2 | V _{CC} + 0.2 | V |
| V _{IL} ⁽²⁾ | Input LOW Voltage ⁽¹⁾ | | -0.2 | 0.4 | V |
| I _{LI} | Input Leakage | GND ≤ V _{IN} ≤ V _{CC} | -1 | 1 | μA |
| I _{LO} | Output Leakage | GND ≤ V _{OUT} ≤ V _{CC} , OUTPUTS DISABLED | -1 | 1 | μA |

Notes:

1. V_{IH}(max.) = V_{CC} + 0.2V for pulse width less than 10ns.
2. V_{IL}(min.) = -2.0V for pulse width less than 10 ns.

CAPACITANCE⁽¹⁾

| Symbol | Parameter | Conditions | Max. | Unit |
|------------------|--------------------|-----------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 6 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 8 | pF |

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

AC TEST CONDITIONS

| Parameter | Unit |
|---|---------------------|
| Input Pulse Level | 0.4V to 2.2V |
| Input Rise and Fall Times | 5 ns |
| Input and Output Timing and Reference Level | 1.3V |
| Output Load | See Figures 1 and 2 |

AC TEST LOADS




Figure 1




Figure 2

IC62LV12816DL POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbol | Parameter | Test Conditions | -55 | | -70 | | -100 | | Unit | |
|------------------|--|--|------|------|------|------|------|------|------|----|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| I _{CC} | V _{CC} Dynamic Operating Supply Current | V _{CC} = 3.0V., I _{OUT} = 0 mA, f = f _{MAX} | Com. | — | 40 | — | 30 | — | 20 | mA |
| | | | Ind. | — | 45 | — | 35 | — | 25 | |
| I _{SB1} | TTL Standby Current (TTL Inputs) | V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} , f = 0 CE1 = V _{IH} , CE2 = V _{IL} | Com. | — | 0.5 | — | 0.5 | — | 0.5 | mA |
| | | | Ind. | — | 1.0 | — | 1.0 | — | 1.0 | |
| I _{SB2} | CMOS Standby Current (CMOS Inputs) | V _{CC} = Max., CE1 ≥ V _{CC} - 0.2V, or CE2 ≤ 0.2V other input = 0-V _{CC} , f = 0 | Com. | — | 35 | — | 35 | — | 35 | μA |
| | | | Ind. | — | 50 | — | 50 | — | 50 | |
| | OR | | | | | | | | | |
| | ULB Control | V _{CC} = Max., CE1 = V _{IL} , CE2 = V _{IH} V _{IN} ≤ 0.2V, f = 0, UB / LB = V _{CC} - 0.2V | | | | | | | | |

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

IC62LV12816DLL POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbol | Parameter | Test Conditions | -55 | | -70 | | -100 | | Unit | |
|------------------|--|--|------|------|------|------|------|------|------|----|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| I _{CC} | V _{CC} Dynamic Operating Supply Current | V _{CC} = Max | Com. | — | 40 | — | 30 | — | 20 | mA |
| | | I _{OUT} = 0 mA, f = f _{MAX} | Ind. | — | 45 | — | 35 | — | 25 | |
| I _{SB1} | TTL Standby Current (TTL Inputs) | V _{CC} = Max., | Com. | — | 0.5 | — | 0.5 | — | 0.5 | mA |
| | | V _{IN} = V _{IH} or V _{IL} , CE1 = V _{IH} , CE2 = V _{IL} | Ind. | — | 1.0 | — | 1.0 | — | 1.0 | |
| I _{SB2} | CMOS Standby Current (CMOS Inputs) | V _{CC} = Max., f = 0 | Com. | — | 10 | — | 10 | — | 10 | μA |
| | | CE1 ≥ V _{CC} - 0.2V, or CE2 ≤ 0.2V other input = 0-V _{CC} , f = 0 | Ind. | — | 15 | — | 15 | — | 15 | |
| OR | | | | | | | | | | |
| | ULB Control | V _{CC} = Max., CE1 = V _{IL} , CE2 = V _{IH} V _{IN} ≤ 0.2V, f = 0, UB / LB = V _{CC} - 0.2V | | | | | | | | |

Note:

- At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)


| Symbol | Parameter | -55 | | -70 | | -100 | | Unit |
|---------------------------------|-------------------------|------|------|------|------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 55 | — | 70 | — | 100 | — | ns |
| t _{AA} | Address Access Time | — | 55 | — | 70 | — | 100 | ns |
| t _{OHA} | Output Hold Time | 10 | — | 10 | — | 15 | — | ns |
| t _{ACE} | CE Access Time | — | 55 | — | 70 | — | 100 | ns |
| t _{DOE} | OE Access Time | — | 30 | — | 35 | — | 50 | ns |
| t _{HZOE⁽²⁾} | OE to High-Z Output | — | 20 | — | 25 | — | 30 | ns |
| t _{LZOE⁽²⁾} | OE to Low-Z Output | 5 | — | 5 | — | 5 | — | ns |
| t _{HZCE⁽²⁾} | CE to High-Z Output | 0 | 20 | 0 | 25 | 0 | 30 | ns |
| t _{LZCE⁽²⁾} | CE to Low-Z Output | 10 | — | 10 | — | 10 | — | ns |
| t _{BA} | LB, UB Access Time | — | 55 | — | 70 | — | 100 | ns |
| t _{HZB} | LB, UB to High-Z Output | 0 | 25 | 0 | 25 | 0 | 35 | ns |
| t _{LZB} | LB, UB to Low-Z Output | 0 | — | 0 | — | 0 | — | ns |

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0.4V to 2.2V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


AC TEST LOADS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CE1} = \overline{OE} = V_{IL}$, $CE2 = V_{IH}$, \overline{UB} or $\overline{LB} = V_{IL}$)



AC WAVEFORMS

READ CYCLE NO. 2^(1,3) (\overline{OE} , Controlled)



Notes:

1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , $\overline{CE1}$, \overline{UB} , or $\overline{LB} = V_{IL}$, $CE2 = V_{IH}$
3. Address is valid prior to or coincident with $\overline{CE1}$ LOW and $CE2$ HIGH transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)


| Symbol | Parameter | -55 | | -70 | | -100 | | Unit | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------------------------|---|------|------|------|------|------|------|---|-----------------|--------------------------|---|---|---|---|---|---|----|---------------------------------|--------------------------------------|---|----|---|----|---|----|----|---------------------------------|--------------------------------------|---|---|---|---|---|---|----|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| t _{WC} | Write Cycle Time | 55 | — | 70 | — | 100 | — | ns | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| t _{SCE} | $\overline{CE1}$ Low and CE2 HIGH to Write End | 50 | — | 65 | — | 80 | — | ns | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| t _{AW} | Address Setup Time to Write End | 50 | — | 65 | — | 80 | — | ns | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| t _{HA} | Address Hold from Write End | 0 | — | 0 | — | 0 | — | ns | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| t _{SA} | Address Setup Time | 0 | — | 0 | — | 0 | — | ns | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| t _{PWB} | \overline{LB} , \overline{UB} Valid to End of Write | 45 | — | 60 | — | 80 | — | ns | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| t _{PWE} | \overline{WE} Pulse Width | 45 | — | 40 | — | 80 | — | ns | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| t _{SD} | Data Setup to Write End | 25 | — | 30 | — | 40 | — | ns </tr <tr> <td>t_{HD}</td> <td>Data Hold from Write End</td> <td>0</td> <td>—</td> <td>0</td> <td>—</td> <td>0</td> <td>—</td> <td>ns</td> </tr> <tr> <td>t_{HZWE⁽³⁾}</td> <td>\overline{WE} LOW to High-Z Output</td> <td>—</td> <td>30</td> <td>—</td> <td>30</td> <td>—</td> <td>40</td> <td>ns</td> </tr> <tr> <td>t_{LZWE⁽³⁾}</td> <td>\overline{WE} HIGH to Low-Z Output</td> <td>5</td> <td>—</td> <td>5</td> <td>—</td> <td>5</td> <td>—</td> <td>ns</td> </tr> | t _{HD} | Data Hold from Write End | 0 | — | 0 | — | 0 | — | ns | t _{HZWE⁽³⁾} | \overline{WE} LOW to High-Z Output | — | 30 | — | 30 | — | 40 | ns | t _{LZWE⁽³⁾} | \overline{WE} HIGH to Low-Z Output | 5 | — | 5 | — | 5 | — | ns |
| t _{HD} | Data Hold from Write End | 0 | — | 0 | — | 0 | — | ns | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| t _{HZWE⁽³⁾} | \overline{WE} LOW to High-Z Output | — | 30 | — | 30 | — | 40 | ns | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| t _{LZWE⁽³⁾} | \overline{WE} HIGH to Low-Z Output | 5 | — | 5 | — | 5 | — | ns | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.3V, input pulse levels of 0.4V to 2.2V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of $\overline{CE1}$ LOW, and \overline{UB} or \overline{LB} , \overline{WE} LOW, and CE2 HIGH. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
3. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS


WRITE CYCLE NO. 1^(1,2) ($\overline{CE1}$ or CE2, Controlled, \overline{OE} = HIGH or LOW)




Notes:

1. \overline{WRITE} is an internally generated signal asserted during an overlap of the \overline{WE} , $\overline{CE1} = V_{IL}$, $CE2 = V_{IH}$ and at least one of the \overline{LB} and \overline{UB} inputs being in the LOW state.


WRITE CYCLE NO. 2 (\overline{WE} Controlled; \overline{OE} is HIGH During Write Cycle)



WRITE CYCLE NO. 3 (\overline{WE} Controlled; \overline{OE} is LOW During Write Cycle)



WRITE CYCLE NO. 4 ($\overline{UB} / \overline{LB}$ Controlled)




DATA RETENTION SWITCHING CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
|-----------|---------------------------|--|--|-------------------------|---------|
| V_{DR} | Vcc for Data Retention | See Data Retention Waveform | 1.5 | 3.6 | V |
| I_{DR} | Data Retention Current | $V_{CC} = 1.5V, \overline{CE1} \geq V_{CC} - 0.2V^{(1)}$ | Com. (-L) Com. (-LL) Ind. (-L) Ind. (-LL) | — 20 5 25 8 | μA |
| t_{SDR} | Data Retention Setup Time | See Data Retention Waveform | 0 | — | ns |
| t_{RDR} | Recovery Time | See Data Retention Waveform | t_{RC} | — | ns |

Notes:

- 1.1) $\overline{CE1} \geq V_{CC} - 0.2V$, $\overline{CE2} \geq V_{CC} - 0.2V$, ($\overline{CE1}$ controlled) or
- 2) $0V \leq \overline{CE2} \leq 0.2V$ ($\overline{CE2}$ controlled) or
- 3) $\overline{LB} = \overline{UB} \geq V_{CC} - 0.2V$, $\overline{CE2} \geq V_{CC} - 0.2V$ ($\overline{LB}/\overline{UB}$ controlled)

DATA RETENTION WAVEFORM ($\overline{CE1}$ Controlled)



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

| Speed (ns) | Order Part No. | Package |
|------------|--------------------|--------------|
| 55 | IC62LV12816DL-55T | TSOP-2 |
| | IC62LV12816DL-55B | 6*8mm TF-BGA |
| 70 | IC62LV12816DL-70T | TSOP-2 |
| | IC62LV12816DL-70B | 6*8mm TF-BGA |
| 100 | IC62LV12816DL-100T | TSOP-2 |
| | IC62LV12816DL-100B | 6*8mm TF-BGA |

Industrial Range: -40°C to +85°C

| Speed (ns) | Order Part No. | Package |
|------------|---------------------|--------------|
| 55 | IC62LV12816DL-55TI | TSOP-2 |
| | IC62LV12816DL-55BI | 6*8mm TF-BGA |
| 70 | IC62LV12816DL-70TI | TSOP-2 |
| | IC62LV12816DL-70BI | 6*8mm TF-BGA |
| 100 | IC62LV12816DL-100TI | TSOP-2 |
| | IC62LV12816DL-100BI | 6*8mm TF-BGA |

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

| Speed (ns) | Order Part No. | Package |
|------------|---------------------|--------------|
| 55 | IC62LV12816DLL-55T | TSOP-2 |
| | IC62LV12816DLL-55B | 6*8mm TF-BGA |
| 70 | IC62LV12816DLL-70T | TSOP-2 |
| | IC62LV12816DLL-70B | 6*8mm TF-BGA |
| 100 | IC62LV12816DLL-100T | TSOP-2 |
| | IC62LV12816DLL-100B | 6*8mm TF-BGA |

Industrial Range: -40°C to +85°C

| Speed (ns) | Order Part No. | Package |
|------------|----------------------|--------------|
| 55 | IC62LV12816DLL-55TI | TSOP-2 |
| | IC62LV12816DLL-55BI | 6*8mm TF-BGA |
| 70 | IC62LV12816DLL-70TI | TSOP-2 |
| | IC62LV12816DLL-70BI | 6*8mm TF-BGA |
| 100 | IC62LV12816DLL-100TI | TSOP-2 |
| | IC62LV12816DLL-100BI | 6*8mm TF-BGA |



Integrated Circuit Solution Inc.

HEADQUARTER:
NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,
HSIN-CHU, TAIWAN, R.O.C.
TEL: 886-3-5780333
Fax: 886-3-5783000

BRANCH OFFICE:
7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD,
HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.
TEL: 886-2-26962140
FAX: 886-2-26962252
<http://www.icsi.com.tw>