

**Document Title**

1 M x 8 bit Low Voltage and Ultra Low Power CMOS Static RAM

**Revision History**

<u>Revision No</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0A	Initial Draft	September 4,2002	Preliminary

---

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.

---

# 1M x 8 1.8V ULTRA LOW POWER CMOS STATIC RAM

Preliminary

## FEATURES

- Access times of 70, 100 ns
- CMOS Low power operation:  
I<sub>CC</sub>=10mA (typical)\* operation  
I<sub>SB2</sub>=3μA (typical)\* standby
- Low data retention voltage: 1.2V (min.)
- Output Enable ( $\overline{OE}$ ) and Two Chip Enables (CE1, CE2) inputs for ease in applications
- TTL compatible inputs and outputs
- Fully static operation:  
— No clock or refresh required
- Single 1.65V-2.2V power supply
- Wafer level burn in test mode
- Available in the know good die form and 48-pin 8\*10mm TF-BGA

\* Typical values are measured at V<sub>CC</sub>=1.8V, T<sub>A</sub>=25°C


## DESCRIPTION

The *ICSI* IC62VV1008L and IC62VV1008LL is a low voltage, 1,048,576 words by 8 bits, CMOS SRAM. It is fabricated using *ICSI*'s low voltage, six transistor (6T), CMOS technology. The device is targeted to satisfy the demands of the state-of-the-art technologies such as cell phones and pagers.

When  $\overline{CE1}$  is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels. Additionally, easy memory expansion is provided by using two Chip Enable inputs,  $\overline{CE1}$  and CE2. The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.

The IC62VV1008L and IC62VV1008LL are available in know good die form and 48-pin 8\*10mm TF-BGA.


## FUNCTIONAL BLOCK DIAGRAM



ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.

## PIN CONFIGURATIONS

### 48-Pin 8\*10mm TF-BGA (TOP View)



## PIN DESCRIPTIONS

A0-A19	Address Inputs
$\overline{CE1}$	Chip Enable 1 Input
CE2	Chip Enable 2 Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input
I/O0-I/O7	Data Input/Output
NC	No Connection
Vcc	Power
GND	Ground

## TRUTH TABLE

Mode	$\overline{WE}$	$\overline{CE1}$	CE2	$\overline{OE}$	I/O Operation	Vcc Current
Not Selected	X	H	X	X	High-Z	I <sub>SB2</sub>
(POWER-DOWN)	X	X	L	X	High-Z	I <sub>SB2</sub>
Output Disabled	H	L	H	H	High-Z	I <sub>CC</sub>
Read	H	L	H	L	DOUT	I <sub>CC</sub>
Write	L	L	H	X	DIN	I <sub>CC</sub>

## OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	1.65V - 2.2V
Industrial	-40°C to +85°C	1.65V - 2.2V

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub> +0.4	V
V <sub>CC</sub>	V <sub>CC</sub> related to GND	-0.3 to +2.4	V
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +85	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1	W

### Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

### Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = 3.0 V

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -0.1 mA	1.4	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 0.1 mA	—	0.2	V
V <sub>IH</sub>	Input HIGH Voltage <sup>(1)</sup>		1.4	V <sub>CC</sub> + 0.2	V
V <sub>IL</sub>	Input LOW Voltage <sup>(2)</sup>		-0.2	0.4	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1	1	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-1	1	μA

### Notes:

1. V<sub>IH(max.)</sub> = V<sub>CC</sub> + 2.0V for pulse width less than 10 ns.
1. V<sub>IL(min.)</sub> = -2.0V for pulse width less than 10 ns.

**IC62VV1008L POWER SUPPLY CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	Test Conditions		-70		-100		Unit
				Min.	Max.	Min.	Max.	
I <sub>CC1</sub>	V <sub>CC</sub> Dynamic Operating Supply Current	V <sub>CC</sub> = 1.8V, $\overline{CE1} = V_{IL}$ , CE2=V <sub>IH</sub> I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com.	—	15	—	12	mA
			Ind.	—	20	—	15	
I <sub>CC2</sub>	V <sub>CC</sub> Dynamic Operating Supply Current	V <sub>CC</sub> = 1.8V $\overline{CE1} = V_{IL}$ , CE2 = V <sub>IH</sub> , I <sub>OUT</sub> = 0 mA, f = 1MHz	Com.	—	2.5	—	2.5	mA
			Ind.	—	2.5	—	2.5	
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>CC</sub> = Max., f = 0 $\overline{CE1} \geq V_{CC} - 0.2V$ or CE2 ≤ 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≤ 0.2V	Com.	—	35	—	35	μA
			Ind.	—	50	—	50	

**Note:**

1. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

**IC62VV1008LL POWER SUPPLY CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	Test Conditions		-70		-100		Unit
				Min.	Max.	Min.	Max.	
I <sub>CC1</sub>	V <sub>CC</sub> Dynamic Operating Supply Current	V <sub>CC</sub> = 1.8V, $\overline{CE1} = V_{IL}$ , CE2=V <sub>IH</sub> I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com.	—	15	—	12	mA
			Ind.	—	20	—	15	
I <sub>CC2</sub>	V <sub>CC</sub> Dynamic Operating Supply Current	V <sub>CC</sub> = 1.8V $\overline{CE1} = V_{IL}$ , CE2=V <sub>IH</sub> f = 1MHz	Com.	—	2.5	—	2.5	mA
			Ind.	—	2.5	—	2.5	
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>CC</sub> = Max., f = 0 $\overline{CE1} \geq V_{CC} - 0.2V$ or CE2 ≤ 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≤ 0.2V	Com.	—	15	—	15	μA
			Ind.	—	25	—	25	

**Note:**

1. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

**READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	-70		-100		Unit
		Min.	Max.	Min.	Max.	
t <sub>RC</sub>	Read Cycle Time	70	—	100	—	ns
t <sub>AA</sub>	Address Access Time	—	70	—	100	ns
t <sub>oHA</sub>	Output Hold Time	10	—	15	—	ns
t <sub>ACE1</sub>	$\overline{CE1}$ Access Time	—	70	—	100	ns
t <sub>ACE2</sub>	CE2 Access Time	—	70	—	100	ns
t <sub>DOE</sub>	$\overline{OE}$ Access Time	—	35	—	50	ns
t <sub>LZOE<sup>(2)</sup></sub>	$\overline{OE}$ to Low-Z Output	5	—	5	—	ns
t <sub>HZOE<sup>(2)</sup></sub>	$\overline{OE}$ to High-Z Output	0	25	0	30	ns
t <sub>LZCE1<sup>(2)</sup></sub>	$\overline{CE1}$ to Low-Z Output	10	—	10	—	ns
t <sub>LZCE2<sup>(2)</sup></sub>	CE2 to Low-Z Output	10	—	10	—	ns
t <sub>HZCE<sup>(2)</sup></sub>	$\overline{CE1}$ or CE2 to Low-Z Output	0	25	0	30	ns

**Notes:**

1. Test conditions assume signal transition times of 5 ns or less, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.

**AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0.4V to 1.4V
Input Rise and Fall Times	5 ns
Input Reference Level	0.9V
Output Reference Level	0.9V
Output Load	See Figures 1 and 2

**AC TEST LOADS**




Figure 1





Figure 2


**AC TEST LOADS**

**READ CYCLE NO.1<sup>(1,2)</sup> (Address controlled,  $\overline{CE1} = \overline{OE} = V_{IL}$ ,  $CE2 = V_{IH}$ )**



**AC WAVEFORMS**

**READ CYCLE NO. 2<sup>(1,3)</sup> ( $\overline{CE1}$ ,  $\overline{OE}$ ,  $CE2$  controlled)**



**Notes:**

1.  $\overline{WE}$  is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE1} = V_{IL}$ ,  $CE2 = V_{IH}$ .
3. Address is valid prior to or coincident with  $\overline{CE1}$  LOW and  $CE2$  HIGH transitions.

**WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup>** (Over Operating Range, Standard and Low Power)


Symbol	Parameter	-55		-70		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>wc</sub>	Write Cycle Time	55	—	70	—	100	—	ns
t <sub>sce1</sub>	$\overline{CE1}$ to Write End	50	—	65	—	80	—	ns
t <sub>sce2</sub>	CE2 to Write End	50	—	65	—	80	—	ns
t <sub>aw</sub>	Address Setup Time to Write End	50	—	65	—	80	—	ns
t <sub>ha</sub>	Address Hold from Write End	0	—	0	—	0	—	ns
t <sub>sa</sub>	Address Setup Time	0	—	0	—	0	—	ns
t <sub>pwe<sup>(4)</sup></sub>	$\overline{WE}$ Pulse Width	45	—	55	—	80	—	ns
t <sub>sd</sub>	Data Setup to Write End	25	—	30	—	40	—	ns
t <sub>hd</sub>	Data Hold from Write End	0	—	0	—	0	—	ns
t <sub>hzwe<sup>(3)</sup></sub>	$\overline{WE}$ LOW to High-Z Output	—	30	—	30	—	40	ns
t <sub>lzwe<sup>(3)</sup></sub>	$\overline{WE}$ HIGH to Low-Z Output	5	—	5	—	5	—	ns

**Notes:**

1. Test conditions assume signal transition times of 5 ns or less, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of  $\overline{CE1}$  LOW, CE2 HIGH and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
4. Tested with OE HIGH.


**AC WAVEFORMS**

**WRITE CYCLE NO. 1 ( $\overline{WE}$  Controlled)<sup>(1,2)</sup>**





**WRITE CYCLE NO. 2** ( $\overline{CE1}$ , CE2 Controlled)<sup>(1,2)</sup>




**Notes:**

1. The internal write time is defined by the overlap of  $\overline{CE1}$  LOW, CE2 HIGH and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the HIGH-z state if  $OE = V_{IH}$ .

## DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	See Data Retention Waveform	1.2	2.2	V
I <sub>DR</sub>	Data Retention Current	V <sub>CC</sub> = 1.2V, $\overline{CE1} \geq V_{CC} - 0.2V$	Com. (-L) Com. (-LL) Ind. (-L) Ind. (-LL)	— 20 13 30 23	$\mu A$ $\mu A$ $\mu A$ $\mu A$
t <sub>SDR</sub>	Data Retention Setup Time	See Data Retention Waveform	0	—	ns
t <sub>RDR</sub>	Recovery Time	See Data Retention Waveform	10	—	ns

### DATA RETENTION WAVEFORM ( $\overline{CE1}$ Controlled)



**ORDERING INFORMATION**

**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
70	IC62VV1008L-70B	8*10mm TF-BGA
100	IC62VV1008L-100B	8*10mm TF-BGA

**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
70	IC62VV1008L-70BI	8*10mm TF-BGA
100	IC62VV1008L-100BI	8*10mm TF-BGA

**ORDERING INFORMATION**

**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
70	IC62VV1008LL-70B	8*10mm TF-BGA
	IC62VV1008LL-70D	know good die
100	IC62VV1008LL-100B	8*10mm TF-BGA
	IC62VV1008LL-100D	know good die

**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
70	IC62VV1008LL-70BI	8*10mm TF-BGA
	IC62VV1008LL-70DI	know good die
100	IC62VV1008LL-100BI	8*10mm TF-BGA
	IC62VV1008LL-100DI	know good die



***Integrated Circuit Solution Inc.***

HEADQUARTER:  
NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,  
HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333

Fax: 886-3-5783000

BRANCH OFFICE:  
7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>TH</sup> ROAD,  
HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140

FAX: 886-2-26962252

<http://www.icsi.com.tw>