

Document Title

256Kx16 bit 1.8V and Ultra Low Power CMOS Static RAM

Revision History

<u>Revision No</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0A	Initial Draft	November 13,2001	Preliminary

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.

256K x 16 1.8V ULTRA LOW POWER CMOS STATIC RAM

FEATURES

- High-speed access times: 55, 70, 100 ns
- CMOS low power operation
I_{CC1}=10mA (typical)* operating
I_{SB2}=1μA (typical)* CMOS standby
- * Typical values are measured at V_{CC}=1.8V, T_A=25°C
- TTL compatible interface levels
- Single 1.65V-2.2V V_{CC} power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- Available in the 44-pin TSOP-2 and 48-pin 6*8mm TF-BGA

DESCRIPTION


The *ICSI* IC62VV25616L and IC62VV25616LL are low-power, 4.194,304 bit static RAMs organized as 262,144 words by 16 bits. They are fabricated using *ICSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When \overline{CE} is HIGH (deselected) or both \overline{LB} and \overline{UB} are HIGH, the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.

Easy memory expansion is provided by using Chip Enable Output and Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.

The IC62VV25616L and IC62VV25616LL are packaged in the JEDEC standard 44-pin TSOP-2 and 48-pin 6*8mm TF-BGA.


FUNCTIONAL BLOCK DIAGRAM




ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Circuit Solution Inc.

PIN CONFIGURATIONS

44-Pin TSOP-2



48-Pin TF-BGA (TOP View)



PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Input/Output
CE	Chip Enable Input
OE	Output Enable Input
WE	Write Enable Input

LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	I/O PIN					I/O0-I/O7	I/O8-I/O15	Power
	WE	CE	OE	LB	UB			
Not Selected	X	H	X	X	X	High-Z	High-Z	Stand by
	X	L	X	H	H	High-Z	High-Z	Stand by
Output Disabled	H	L	H	X	X	High-Z	High-Z	Active
	X	L	X	H	H	High-Z	High-Z	Stand by
Read	H	L	L	L	H	DOUT	High-Z	Active
	H	L	L	H	L	High-Z	DOUT	
	H	L	L	L	L	DOUT	DOUT	
Write	L	L	X	L	H	DIN	High-Z	Active
	L	L	X	H	L	High-Z	DIN	
	L	L	X	L	L	DIN	DIN	

OPERATING RANGE

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	1.65V- 2.2V
Industrial	-40°C to +85°C	1.65V - 2.2V

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to V _{CC} + 0.4	V
T _{BIAS}	Temperature Under Bias	-40 to +85	°C
V _{CC}	V _{CC} related to GND	-0.3 to +4.0	V
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	1.4	—	V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	—	0.2	V
V _{IH} ⁽¹⁾	Input HIGH Voltage		1.4	V _{CC} + 0.2	V
V _{IL} ⁽²⁾	Input LOW Voltage		-0.2	0.4	V
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{CC}	-1	1	μA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{CC} , OUTPUTS DISABLED	-1	1	μA

Notes:

1. V_{IH}(max.) = V_{CC}+2.0V for pulse width less than 10 ns.
2. V_{IL}(min.) = -2.0V for pulse width less than 10 ns.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0.4V to 1.4V
Input Rise and Fall Times	5 ns
Input Reference Level	0.9V
Output Reference Level	0.9V
Output Load	See Figures 1

AC TEST LOADS




Figure 1




Figure 2

IC62VV25616L POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		-55		-70		-100		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
I _{CC1}	V _{CC} Dynamic Operating Supply Current	V _{CC} = 1.8V, I _{OUT} = 0 mA, f = f _{MAX}	Com.	—	20	—	15	—	10	mA
			Ind.	—	20	—	15	—	10	
I _{CC2}	V _{CC} Dynamic Operating Supply Current	V _{CC} = 1.8V, I _{OUT} = 0 mA, f = 1MHz	Com.	—	2	—	2	—	2	mA
			Ind.	—	2	—	2	—	2	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max., Other inputs = 0 - V _{CC} 1) $\overline{CE} \geq V_{CC} - 0.2V$ (CE controlled) 2) $\overline{LB}/\overline{UB} \geq V_{CC} - 0.2V$ (LB/UB controlled)	Com.	—	35	—	35	—	35	μA
			Ind.	—	50	—	50	—	50	

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

IC62VV25616LL POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		-55		-70		-100		Unit
				Typ ⁽²⁾	Max.	Typ ⁽²⁾	Max.	Typ ⁽²⁾	Max.	
I _{CC1}	V _{CC} Dynamic Operating Supply Current	V _{CC} = 1.8V, $\overline{CE} \leq V_{IL}$ I _{OUT} = 0 mA, f = f _{MAX}	Com.	—	20	10	15	7	10	mA
			Ind.	—	20	10	15	7	10	
I _{CC2}	V _{CC} Dynamic Operating Supply Current	V _{CC} = 1.8V, $\overline{CE} \leq V_{IL}$ I _{OUT} = 0 mA, f = 1MHz	Com.	—	2	—	2	—	2	mA
			Ind.	—	2	—	2	—	2	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max., Other inputs = 0 - V _{CC} 1) $\overline{CE} \geq V_{CC} - 0.2V$ (\overline{CE} controlled) 2) $\overline{LB}/\overline{UB} \geq V_{CC} - 0.2V$ ($\overline{LB}/\overline{UB}$ controlled)	Com.	2	10	2	10	2	10	μA
			Ind.	—	15	—	15	—	15	

Note:

- At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- Typical values are measured at V_{CC}=1.8V, T_a=25°C, and are not guaranteed or tested.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)


Symbol	Parameter	-55		-70		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	55	—	70	—	100	—	ns
t _{AA}	Address Access Time	—	55	—	70	—	100	ns
t _{OH}	Output Hold Time	10	—	10	—	15	—	ns
t _{ACE}	\overline{CE} Access Time	—	55	—	70	—	100	ns
t _{DOE}	\overline{OE} Access Time	—	30	—	35	—	50	ns
t _{ZOE⁽²⁾}	\overline{OE} to High-Z Output	—	20	—	25	—	30	ns
t _{LZOE⁽²⁾}	\overline{OE} to Low-Z Output	5	—	5	—	5	—	ns
t _{HCE⁽²⁾}	\overline{CE} to High-Z Output	0	20	0	25	0	30	ns
t _{LCE⁽²⁾}	\overline{CE} to Low-Z Output	10	—	10	—	10	—	ns
t _{BA}	\overline{LB} , \overline{UB} Access Time	—	55	—	70	—	100	ns
t _{H\overline{B}}	\overline{LB} , \overline{UB} to High-Z Output	0	25	0	25	0	35	ns
t _{L\overline{B}}	\overline{LB} , \overline{UB} to Low-Z Output	0	—	0	—	0	—	ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


AC TEST LOADS

READ CYCLE NO.1^(1,2) (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



AC WAVEFORMS

READ CYCLE NO. 2^(1,3) (\overline{OE} Controlled)



Notes:

1. WE is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , \overline{CE} , \overline{UB} , or $\overline{LB} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)


Symbol	Parameter	-55		-70		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{WC}	Write Cycle Time	55	—	70	—	100	—	ns
$t_{\overline{CE}}$	\overline{CE} to Write End	50	—	65	—	80	—	ns
t_{AW}	Address Setup Time to Write End	50	—	65	—	80	—	ns
t_{HA}	Address Hold from Write End	0	—	0	—	0	—	ns
t_{SA}	Address Setup Time	0	—	0	—	0	—	ns
$t_{\overline{WB}}$	\overline{LB} , \overline{UB} Valid to End of Write	45	—	60	—	80	—	ns
$t_{\overline{WE}}$	\overline{WE} Pulse Width	45	—	55	—	80	—	ns
t_{SD}	Data Setup to Write End	25	—	30	—	40	—	ns
t_{HD}	Data Hold from Write End	0	—	0	—	0	—	ns
$t_{HZWE}^{(3)}$	\overline{WE} LOW to High-Z Output	—	30	—	30	—	40	ns
$t_{LZWE}^{(3)}$	\overline{WE} HIGH to Low-Z Output	5	—	5	—	5	—	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of \overline{CE} LOW, and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
3. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS


WRITE CYCLE NO. 1^(1,2) (\overline{CE} Controlled)




Notes:

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the \overline{CE} and \overline{WE} inputs and at least one of the \overline{LB} and \overline{UB} inputs being in the LOW state.
2. $WRITE = (\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE})$.

WRITE CYCLE NO. 2 (\overline{WE} Controlled)




WRITE CYCLE NO. 3 (\overline{UB} / \overline{LB} Controlled)



DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
V_{DR}	Vcc for Data Retention	See Data Retention Waveform	1.0	2.2	V
I_{DR}	Data Retention Current	$V_{CC} = 1.2V, \overline{CE} \geq V_{CC} - 0.2V$	Com. (-L) Com. (-LL) Ind. (-L) Ind. (-LL)	— 15 6 20 8	μA
t_{SDR}	Data Retention Setup Time	See Data Retention Waveform	0	—	ns
t_{RDR}	Recovery Time	See Data Retention Waveform	5	—	ns

DATA RETENTION WAVEFORM (\overline{CE} or LB/UB Controlled)



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
55	IC62VV25616L-55T	TSOP-2
	IC62VV25616L-55B	6*8mmTF-BGA
70	IC62VV25616L-70T	TSOP-2
	IC62VV25616L-70B	6*8mmTF-BGA
100	IC62VV25616L-100T	TSOP-2
	IC62VV25616L-100B	6*8mmTF-BGA

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IC62VV25616L-55TI	TSOP-2
	IC62VV25616L-55BI	6*8mmTF-BGA
70	IC62VV25616L-70TI	TSOP-2
	IC62VV25616L-70BI	6*8mmTF-BGA
100	IC62VV25616L-100TI	TSOP-2
	IC62VV25616L-100BI	6*8mmTF-BGA

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
55	IC62VV25616LL-55T	TSOP-2
	IC62VV25616LL-55B	6*8mmTF-BGA
70	IC62VV25616LL-70T	TSOP-2
	IC62VV25616LL-70B	6*8mmTF-BGA
100	IC62VV25616LL-100T	TSOP-2
	IC62VV25616LL-100B	6*8mmTF-BGA

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IC62VV25616LL-55TI	TSOP-2
	IC62VV25616LL-55BI	6*8mmTF-BGA
70	IC62VV25616LL-70TI	TSOP-2
	IC62VV25616LL-70BI	6*8mmTF-BGA
100	IC62VV25616LL-100TI	TSOP-2
	IC62VV25616LL-100BI	6*8mmTF-BGA



Integrated Circuit Solution Inc.

HEADQUARTER:
NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,
HSIN-CHU, TAIWAN, R.O.C.
TEL: 886-3-5780333
Fax: 886-3-5783000

BRANCH OFFICE:
7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD,
HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.
TEL: 886-2-26962140
FAX: 886-2-26962252
<http://www.icsi.com.tw>