

Document Title

512K x 8 bit 1.8V and Ultra Low Power CMOS Static RAM

Revision History

<u>Revision No</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0A	Initial Draft	November 26,2001	Preliminary

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.

512K x 8 1.8V and LOW Vcc CMOS STATIC RAM

FEATURES

- Access times of 55, 70, 100 ns
- CMOS Low power operation:
 $I_{CC1}=10\text{mA}$ (typical)* operation
 $I_{SB2}=1\mu\text{A}$ (typical)* standby
- * Typical values are measured at $V_{CC}=1.8\text{V}$, $T_A=25^\circ\text{C}$
- Low data retention voltage: 1.0V (min.)
- Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) inputs for ease in applications
- TTL compatible inputs and outputs
- Fully static operation:
 — No clock or refresh required
- Single 1.65V-2.2V power supply
- Available in the 32-pin 8*20mm TSOP-1, 32-pin 8*13.4mm TSOP-1 and 48-pin 6*8mm TF-BGA


DESCRIPTION

The ICSI IC62VV5128L and IC62VV5128LL is a low voltage, 524,288 words by 8 bits, CMOS SRAM. It is fabricated using ICSI's low voltage, six transistor (6T), CMOS technology. The device is targeted to satisfy the demands of the state-of-the-art technologies such as cell phones and pagers.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels. Additionally, easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.


The IC62VV5128L and IC62VV5128LL are available in 32-pin 8*20mm TSOP-1, 8*13.4mm TSOP-1 and 48-pin 6*8mm TF-BGA.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATIONS

32-Pin 8*20mm TSOP-1, 8*13.4mm STSOP-1



48-Pin 6*8mm TF-BGA (TOP-View)



PIN DESCRIPTIONS

A0-A18 Address Inputs

CE Chip Enable Input

OE Output Enable Input

WE Write Enable Input

I/O0-I/O7 Data Input/Output

NC No Connection

Vcc Power

GND Ground

TRUTH TABLE

Mode	WE	CE	OE	I/O Operation	Vcc Current
Not Selected	X	H	X	High-Z	ISB1, ISB2
Output Disabled	H	L	H	High-Z	ICC
Read	H	L	L	DOUT	ICC
Write	L	L	X	DIN	ICC

OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	1.65V - 2.2V
Industrial	-40°C to +85°C	1.65V - 2.2V

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.4	V
Vcc	Vcc related to GND	-0.3 to +4.0	V
TBIAS	Temperature Under Bias	-40 to +85	°C
TSTG	Storage Temperature	-65 to +150	°C
PT	Power Dissipation	1	W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
COUT	Output Capacitance	VOUT = 0V	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: TA = 25°C, f = 1 MHz, Vcc = 1.8 V

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = Min., IOH = -0.1 mA	1.4	—	V
VOL	Output LOW Voltage	Vcc = Min., IOL = 0.1 mA	—	0.2	V
VIH	Input HIGH Voltage ⁽¹⁾		1.4	Vcc + 0.3	V
VIL	Input LOW Voltage ⁽²⁾		-0.2	0.4	V
ILI	Input Leakage	GND ≤ VIN ≤ Vcc	-1	1	µA
ILO	Output Leakage	GND ≤ VOUT ≤ Vcc	-1	1	µA

Notes:

1. VIH(max) = Vcc +2.0V for pulse width less than 10ns.
2. VIL(min) = -2.0V for pulse width less than 10 ns.

IC62VV5128L POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	-55		-70		-100		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
I _{CC}	V _{CC} Dynamic Operating Supply Current	V _{CC} = 1.8V, $\overline{CE} = V_{IL}$ I _{OUT} = 0 mA, f = f _{MAX}	Com.	—	20	—	15	—	10	mA
			Ind.	—	20	—	15	—	10	
I _{CC2}	V _{CC} Dynamic Operating Supply Current	V _{CC} = 1.8V, I _{OUT} = 0 mA $\overline{CE} \leq V_{IL}$, f = 1MHz	Com.	—	2	—	2	—	2	mA
			Ind.	—	2	—	2	—	2	
I _{SBE2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max., f = 0 1) $\overline{CE} \geq V_{CC} - 0.2V$, (\overline{CE} Control) 2) $\overline{UB}, \overline{LB} \geq V_{CC} - 0.2V$, ($\overline{UB}, \overline{LB}$ Control) V _{IN} $\geq V_{CC} - 0.2V$ or V _{IN} $\leq 0.2V$	Com.	—	35	—	35	—	35	μA
			Ind.	—	50	—	50	—	50	

Note:

- At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

IC62VV5128LL POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	-55		-70		-100		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
I _{CC}	V _{CC} Dynamic Operating Supply Current	V _{CC} = 3V, $\overline{CE} = V_{IL}$ I _{OUT} = 0 mA, f = f _{MAX}	Com.	—	20	—	15	—	10	mA
			Ind.	—	20	—	15	—	10	
I _{CC2}	V _{CC} Dynamic Operating Supply Current	V _{CC} = 1.8V, I _{OUT} = 0 mA, $\overline{CE} \leq V_{IL}$, f = 1MHz	Com.	—	2	—	2	—	2	mA
			Ind.	—	2	—	2	—	2	
I _{SBE2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max., f = 0 1) $\overline{CE} \geq V_{CC} - 0.2V$, (\overline{CE} Control) 2) $\overline{UB}, \overline{LB} \geq V_{CC} - 0.2V$, ($\overline{UB}, \overline{LB}$ Control) V _{IN} $\geq V_{CC} - 0.2V$ or V _{IN} $\leq 0.2V$	Com.	—	15	—	15	—	15	μA
			Ind.	—	20	—	20	—	20	

Note:

- At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-55		-70		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{RC}	Read Cycle Time	55	—	70	—	100	—	ns
t_{AA}	Address Access Time	—	55	—	70	—	100	ns
t_{OHA}	Output Hold Time	10	—	10	—	15	—	ns
t_{ACE}	\overline{CE} Access Time	—	55	—	70	—	100	ns
t_{OAE}	\overline{OE} Access Time	—	30	—	35	—	50	ns
$t_{HZOE}^{(2)}$	\overline{OE} to High-Z Output	—	20	0	25	0	30	ns
$t_{LZOE}^{(2)}$	\overline{OE} to Low-Z Output	5	—	5	—	5	—	ns
$t_{LZCE}^{(2)}$	\overline{CE} to Low-Z Output	10	—	10	—	10	—	ns
$t_{HZCE}^{(2)}$	\overline{CE} to High-Z Output	0	20	0	25	0	30	ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0.4V to 1.4V
Input Rise and Fall Times	5 ns
Input Reference Level	0.9V
Output Reference Level	0.9V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1





Figure 2


AC TEST LOADS

READ CYCLE NO.1^(1,2) (Address Controlled, $\overline{CE} = \overline{OE} = \overline{UB} = \overline{LB} = V_{IL}$)



AC WAVEFORMS

READ CYCLE NO. 2^(1,3) (\overline{CE} , \overline{OE} , and Controlled)



Notes:

1. WE is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range, Standard and Low Power)


Symbol	Parameter	-55		-70		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	55	—	70	—	100	—	ns
t _{SCE}	$\overline{\text{CE}}$ to Write End	50	—	65	—	80	—	ns
t _{AW}	Address Setup Time to Write End	50	—	65	—	80	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	0	—	ns
t _{PWE}	$\overline{\text{WE}}$ Pulse Width	45	—	55	—	80	—	ns
t _{SD}	Data Setup to Write End	25	—	30	—	40	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	0	—	ns
t _{HZWE} ⁽³⁾	$\overline{\text{WE}}$ LOW to High-Z Output	—	30	—	30	—	40	ns
t _{LZWE} ⁽³⁾	$\overline{\text{WE}}$ HIGH to Low-Z Output	5	—	5	—	5	—	ns

Notes:


- Test conditions assume signal transition times of 5 ns or less, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
- The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

AC WAVEFORMS


WRITE CYCLE NO. 1 ($\overline{\text{CE}}$ Controlled)



WRITE CYCLE NO. 2 (\overline{WE} Controlled: \overline{OE} is HIGH During Write Cycle)




WRITE CYCLE NO. 3 (\overline{WE} Controlled: \overline{OE} is LOW During Write Cycle)



DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
V_{DR}	Vcc for Data Retention	See Data Retention Waveform	1.0	2.2	V
I_{DR}	Data Retention Current	$Vcc = 1.0V, \overline{CE} \geq Vcc - 0.2V$	Com. (-L)	—	15 μA
			Com. (-LL)	—	5 μA
			Ind. (-L)	—	20 μA
			Ind. (-LL)	—	9 μA
t_{SDR}	Data Retention Setup Time	See Data Retention Waveform	0	—	ns
t_{RDR}	Recovery Time	See Data Retention Waveform	5	—	ns

DATA RETENTION WAVEFORM (\overline{CE} Controlled)



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
55	IC62VV5128L-55T	8*20mmTSOP-1
	IC62VV5128L-55H	8*13.4mmTSOP-1
	IC62VV5128L-55B	6*8mmTF-BGA
70	IC62VV5128L-70T	8*20mmTSOP-1
	IC62VV5128L-70H	8*13.4mmTSOP-1
	IC62VV5128L-70B	6*8mmTF-BGA
100	IC62VV5128L-100T	8*20mmTSOP-1
	IC62VV5128L-100H	8*13.4mmTSOP-1
	IC62VV5128L-100B	6*8mmTF-BGA

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IC62VV5128L-55TI	8*20mmTSOP-1
	IC62VV5128L-55HI	8*13.4mmTSOP-1
	IC62VV5128L-55BI	6*8mmTF-BGA
70	IC62VV5128L-70TI	8*20mmTSOP-1
	IC62VV5128L-70HI	8*13.4mmTSOP-1
	IC62VV5128L-70BI	6*8mmTF-BGA
100	IC62VV5128L-100TI	8*20mmTSOP-1
	IC62VV5128L-100HI	8*13.4mmTSOP-1
	IC62VV5128L-100BI	6*8mmTF-BGA

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
55	IC62VV5128LL-55T	8*20mmTSOP-1
	IC62VV5128LL-55H	8*13.4mmTSOP-1
	IC62VV5128LL-55B	6*8mmTF-BGA
70	IC62VV5128LL-70T	8*20mmTSOP-1
	IC62VV5128LL-70H	8*13.4mmTSOP-1
	IC62VV5128LL-70B	6*8mmTF-BGA
100	IC62VV5128LL-100T	8*20mmTSOP-1
	IC62VV5128LL-100H	8*13.4mmTSOP-1
	IC62VV5128LL-100B	6*8mmTF-BGA

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IC62VV5128LL-55TI	8*20mmTSOP-1
	IC62VV5128LL-55HI	8*13.4mmTSOP-1
	IC62VV5128LL-55BI	6*8mmTF-BGA
70	IC62VV5128LL-70TI	8*20mmTSOP-1
	IC62VV5128LL-70HI	8*13.4mmTSOP-1
	IC62VV5128LL-70BI	6*8mmTF-BGA
100	IC62VV5128LL-100TI	8*20mmTSOP-1
	IC62VV5128LL-100HI	8*13.4mmTSOP-1
	IC62VV5128LL-100BI	6*8mmTF-BGA



Integrated Circuit Solution Inc.

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,
HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333

Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD,
HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140

FAX: 886-2-26962252

<http://www.icsi.com.tw>