

**Document Title**

512Kx8 bit Low Voltage and Ultra Low Power CMOS Static RAM

**Revision History**

<u>Revision No</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0A	Initial Draft	May 1,2001	Preliminary
0B	<ol style="list-style-type: none"><li>1. Change for <math>t_{PWE}</math>: 45 to 40 ns for 55 ns product : 60 to 40 ns for 70 ns product</li><li>2. Change for <math>V_{CC}</math>: 2.2-3.6V to 2.7-3.6V</li><li>3.1 Change for <math>I_{CC}</math> test condition: <math>V_{CC} = \text{Max.}</math> to 3V</li><li>3.2 Change for <math>I_{CC}</math>: 30 to 25mA for 55 ns product 25 to 20mA for 70 ns product 20 to 15 mA for 100 ns product</li><li>4.1 Change for <math>V_{DR}</math> Min. : 1.2 to 1.5V</li><li>4.2 Change for <math>I_{DR}</math> test condition: <math>V_{CC} = 1.2</math> to 1.5V and <math>I_{DR}</math></li><li>5. Change for <math>t_{HZCE}</math> 25 to 20 ns for 55 ns product</li><li>6. Change for <math>t_{HZWE}</math> 33 to 30 ns for 70 ns product</li></ol>	August 31,2001	

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.

## 512K x 8 LOW POWER and LOW V<sub>cc</sub> CMOS STATIC RAM

### FEATURES

- Access times of 55, 70, 100 ns
- CMOS Low power operation:
  - 60 mW (typical) operation
  - 3  $\mu$ W (typical) standby
- Low data retention voltage: 1.5V (min.)
- Output Enable ( $\overline{OE}$ ) and Chip Enable ( $\overline{CE}$ ) inputs for ease in applications
- TTL compatible inputs and outputs
- Fully static operation:
  - No clock or refresh required
- Single 2.7V-3.6V power supply
- Available in the 32-pin 8\*20mm TSOP-1, 32-pin 8\*13.4mm TSOP-1 and 48-pin 6\*8mm TF-BGA


### DESCRIPTION

The *ICSI* IC62LV5128L and IC62LV5128LL is a low voltage, 524,288 words by 8 bits, CMOS SRAM. It is fabricated using *ICSI's* low voltage, six transistor (6T), CMOS technology. The device is targeted to satisfy the demands of the state-of-the-art technologies such as cell phones and pagers.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels. Additionally, easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{CE}$  and  $\overline{OE}$ . The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.


The IC62LV5128L and IC62LV5128LL are available in 32-pin 8\*20mm TSOP-1, 8\*13.4mm TSOP-1 and 48-pin 6\*8mm TF-BGA.

### FUNCTIONAL BLOCK DIAGRAM




## PIN CONFIGURATIONS

32-Pin 8\*20mm TSOP-1, 8\*13.4mm STSOP-1



48-Pin 6\*8mm TF-BGA



## PIN DESCRIPTIONS

A0-A18	Address Inputs
$\overline{CE}$	Chip Enable Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input
I/O0-I/O7	Data Input/Output
NC	No Connection
Vcc	Power
GND	Ground

## TRUTH TABLE

Mode	$\overline{WE}$	$\overline{CE}$	$\overline{OE}$	I/O Operation	Vcc Current
Not Selected	X	H	X	High-Z	Isb1, Isb2
Output Disabled	H	L	H	High-Z	Icc
Read	H	L	L	DOUT	Icc
Write	L	L	X	DIN	Icc

## OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	2.7V - 3.6V
Industrial	-40°C to +85°C	2.7V - 3.6V

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>CC</sub>	V <sub>CC</sub> related to GND	-0.3 to +4.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +85	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1	W

### Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

### Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = 3.0 V

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -1.0 mA	2.0	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1 mA	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>(1)</sup>		2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>(2)</sup>		-0.2	0.4	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1	1	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-1	1	μA

### Notes:

1. V<sub>IH</sub>(max) = V<sub>CC</sub> + 2.0V for pulse width less than 10ns.
2. V<sub>IL</sub>(min) = -2.0V for pulse width less than 10 ns.

**IC62LV5128L POWER SUPPLY CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	Test Conditions	-55		-70		-100		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
I <sub>CC</sub>	V <sub>CC</sub> Dynamic Operating Supply Current	V <sub>CC</sub> = 3V, $\overline{CE} = V_{IL}$ I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com.	—	25	—	20	—	15	mA
			Ind.	—	25	—	20	—	15	
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , $\overline{CE} \geq V_{IH}$	Com.	—	0.2	—	0.2	—	0.2	mA
			Ind.	—	0.3	—	0.3	—	0.3	
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>CC</sub> = Max., f = 0 $\overline{CE} \geq V_{CC} - 0.2V$ ,  V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	Com.	—	35	—	35	—	35	μA
			Ind.	—	50	—	50	—	50	

**Note:**

1. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

**IC62LV5128LL POWER SUPPLY CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	Test Conditions	-55		-70		-100		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
I <sub>CC</sub>	V <sub>CC</sub> Dynamic Operating Supply Current	V <sub>CC</sub> = 3V, $\overline{CE} = V_{IL}$ I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com.	—	25	—	20	—	15	mA
			Ind.	—	25	—	20	—	15	
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , $\overline{CE} \geq V_{IH}$	Com.	—	0.2	—	0.2	—	0.3	mA
			Ind.	—	0.3	—	0.3	—	0.3	
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>CC</sub> = Max., f = 0 $\overline{CE} \geq V_{CC} - 0.2V$ ,  V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	Com.	—	15	—	15	—	15	μA
			Ind.	—	20	—	20	—	20	

**Note:**

1. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

**READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	-55		-70		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{RC}$	Read Cycle Time	55	—	70	—	100	—	ns
$t_{AA}$	Address Access Time	—	55	—	70	—	100	ns
$t_{OH}$	Output Hold Time	10	—	10	—	15	—	ns
$t_{ACE}$	$\overline{CE}$ Access Time	—	55	—	70	—	100	ns
$t_{OCE}$	$\overline{OE}$ Access Time	—	30	—	35	—	50	ns
$t_{HZOE}^{(2)}$	$\overline{OE}$ to High-Z Output	—	20	0	25	0	30	ns
$t_{LZOE}^{(2)}$	$\overline{OE}$ to Low-Z Output	5	—	5	—	5	—	ns
$t_{LZCE}^{(2)}$	$\overline{CE}$ to Low-Z Output	10	—	10	—	10	—	ns
$t_{HZCE}^{(2)}$	$\overline{CE}$ to High-Z Output	0	20	0	25	0	30	ns

**Notes:**

1. Test conditions assume signal transition times of 5 ns or less, input pulse levels of 0.4V to 2.2V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.

**AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0.4V to 2.2V
Input Rise and Fall Times	5 ns
Input Reference Level	1.3V
Output Reference Level	1.5V
Output Load	See Figures 1 and 2

**AC TEST LOADS**




Figure 1






Figure 2

**AC TEST LOADS**  
**READ CYCLE NO.1<sup>(1,2)</sup>**



**AC WAVEFORMS**  
**READ CYCLE NO. 2<sup>(1,3)</sup>**



**Notes:**

1.  $\overline{WE}$  is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transitions.

**WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup>** (Over Operating Range, Standard and Low Power)


Symbol	Parameter	-55		-70		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{WC}$	Write Cycle Time	55	—	70	—	100	—	ns
$t_{SCE}$	$\overline{CE}$ to Write End	50	—	65	—	80	—	ns
$t_{AW}$	Address Setup Time to Write End	50	—	65	—	80	—	ns
$t_{HA}$	Address Hold from Write End	0	—	0	—	0	—	ns
$t_{SA}$	Address Setup Time	0	—	0	—	0	—	ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	40	—	40	—	80	—	ns
$t_{SD}$	Data Setup to Write End	25	—	30	—	40	—	ns
$t_{HD}$	Data Hold from Write End	0	—	0	—	0	—	ns
$t_{HZWE}^{(3)}$	$\overline{WE}$ LOW to High-Z Output	—	30	—	30	—	40	ns
$t_{LZWE}^{(3)}$	$\overline{WE}$ HIGH to Low-Z Output	5	—	5	—	5	—	ns

**Notes:**

1. Test conditions assume signal transition times of 5 ns or less, input pulse levels of 0.4V to 2.2V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.


**AC WAVEFORMS**

**WRITE CYCLE NO. 1** ( $\overline{CE}$  Controlled)






**WRITE CYCLE NO. 2** ( $\overline{WE}$  Controlled:  $\overline{OE}$  is HIGH During Write Cycle)




**WRITE CYCLE NO. 3** ( $\overline{WE}$  Controlled:  $\overline{OE}$  is LOW During Write Cycle)



## DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	TestCondition	Min.	Max.	Unit
$V_{DR}$	Vcc for Data Retention	See Data Retention Waveform	1.5	3.6	V
$I_{DR}$	Data Retention Current	$V_{CC} = 1.5V, \overline{CE} \geq V_{CC} - 0.2V$	Com. (-L) Com. (-LL) Ind. (-L) Ind. (-LL)	— 10 5 15 9	$\mu A$ $\mu A$ $\mu A$ $\mu A$
$t_{SDR}$	Data Retention Setup Time	See Data Retention Waveform	0	—	ns
$t_{RDR}$	Recovery Time	See Data Retention Waveform	5	—	ns

### DATA RETENTION WAVEFORM ( $\overline{CE}$ Controlled)



**ORDERING INFORMATION**

**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
55	IC62LV5128L-55T	8*20mm TSOP-1
	IC62LV5128L-55H	8*13.4mm TSOP-1
	IC62LV5128L-55B	6*8mm TF-BGA
70	IC62LV5128L-70T	8*20mm TSOP-1
	IC62LV5128L-70H	8*13.4mm TSOP-1
	IC62LV5128L-70B	6*8mm TF-BGA
100	IC62LV5128L-100T	8*20mm TSOP-1
	IC62LV5128L-100H	8*13.4mm TSOP-1
	IC62LV5128L-100B	6*8mm TF-BGA

**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
55	IC62LV5128L-55TI	8*20mm TSOP-1
	IC62LV5128L-55HI	8*13.4mm TSOP-1
	IC62LV5128L-55BI	6*8mm TF-BGA
70	IC62LV5128L-70TI	8*20mm TSOP-1
	IC62LV5128L-70HI	8*13.4mm TSOP-1
	IC62LV5128L-70BI	6*8mm TF-BGA
100	IC62LV5128L-100TI	8*20mm TSOP-1
	IC62LV5128L-100HI	8*13.4mm TSOP-1
	IC62LV5128L-100BI	6*8mm TF-BGA

**ORDERING INFORMATION**

**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
55	IC62LV5128LL-55T	8*20mm TSOP-1
	IC62LV5128LL-55H	8*13.4mm TSOP-1
	IC62LV5128LL-55B	6*8mm TF-BGA
70	IC62LV5128LL-70T	8*20mm TSOP-1
	IC62LV5128LL-70H	8*13.4mm TSOP-1
	IC62LV5128LL-70B	6*8mm TF-BGA
100	IC62LV5128LL-100T	8*20mm TSOP-1
	IC62LV5128LL-100H	8*13.4mm TSOP-1
	IC62LV5128LL-100B	6*8mm TF-BGA

**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
55	IC62LV5128LL-55TI	8*20mm TSOP-1
	IC62LV5128LL-55HI	8*13.4mm TSOP-1
	IC62LV5128LL-55BI	6*8mm TF-BGA
70	IC62LV5128LL-70TI	8*20mm TSOP-1
	IC62LV5128LL-70HI	8*13.4mm TSOP-1
	IC62LV5128LL-70BI	6*8mm TF-BGA
100	IC62LV5128LL-100TI	8*20mm TSOP-1
	IC62LV5128LL-100HI	8*13.4mm TSOP-1
	IC62LV5128LL-100BI	6*8mm TF-BGA



**Integrated Circuit Solution Inc.**

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,  
HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333

Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>TH</sup> ROAD,  
HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140

FAX: 886-2-26962252

<http://www.icsi.com.tw>