

Frequency Generator & Integrated Buffers for PENTIUM™

General Description

The **ICS9147-16** generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro. Two different reference frequency multiplying factors are externally selectable with smooth frequency transitions. Glitch-free Stop clock control is provided for CPU and BUS clocks. Complete chip low current mode is achieved with the Power Down# pin.

High drive BUS outputs typically provide greater than 1 V/ ns slew rate into 30 pF loads. CPU outputs typically provide better than 1 V/ns slew rate into 20 pF loads while maintaining $50\pm5\%$ duty cycle. The REF and IOAPIC clock outputs typically provide better than 0.5V/ns slew rates. Separate buffer supply pins VDDL allow for nominal 3.3V voltage or reduced voltage swing (from 2.9 to 2.5V) for CPU (1:4) and IOAPIC outputs.

Block Diagram



Features

- Generates four processor, eight bus, four 14.31818 MHz, two 48 MHz clocks for USB support.
- CPU to BUS clock skew 1 to 4ns (CPU early)
- Synchronous clocks skew matched to 250ps window on CPU and 500ps window on BUS.
- Selectable multiplying ratios
- Glitch free stop clock controls CPUEN and BUSEN
- 3.0V 3.7V supply range, 2.5V to VDD supply range for CPU (1:4) clocks and IOAPIC clock.
- 48-pin SSOP package

Pin Configuration



Pentium is a trademark of Intel Corporation

ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.



Functionality

PD#	BUSEN	CPUEN	FS1	FS0	CPU (1:4)	BUS	REF IOAPIC	48 (MHz)
1	1	1	0	0	Tristate	Tristate	Tristate	Tristate
1	1	1	0	1	60	30	14.31818	48
1	1	1	1	0	66.6	33.3	14.31818	48
1	1	1	1	1	REF/2	REF/4	REF	REF/2
1	1	0	Х	Х	LOW	Running	14.31818	48
1	0	1	Х	Х	Running	LOW	14.31818	48
0	Х	Х	Х	Х	LOW	LOW	LOW	LOW

Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 2, 47	REF1, REF2, REF3	OUT	14.318 MHz reference clock outputs.
3, 10, 18, 24, 30, 32, 37, 43, 44	GND	PWR	Ground.
4	X1	IN	Crystal input, has internal crystal load capacitor, and feedback resistor from X2. Nominally 14.31818MHz.
5	X2	OUT	Crystal output, has internal crystal load capacitor
8, 9, 11, 12, 13, 14, 16, 17	BUS (1:8)	OUT	BUS clock outputs, operates synchronously at CPU/2.
26, 27	FS (0:1)	IN	Select pin for enabling CPU and BUS clock frequencies.*
7, 15, 21, 25, 34, 48	VDD3	PWR	Core and Buffer output clock power supply.
22, 23	48M (1:2)	OUT	48 MHz clock output
28	PD#	IN	Device power down input, stops outputs low and shuts off crystal oscillator and PLLs when low.*
29	CPUEN	IN	Output enable for all CPU clocks, a logic low will Stop low all CPU clocks.*
38, 39, 41, 42	CPU (1:4)	OUT	CPU clock output clocks, operates at VDDL supply voltage (with IOAPIC), either nominal 3.3V VDD or reduced voltage 2.9 to 2.5V.
6	BUSEN	IN	Output enable for all BUS clock, a logic low will stop Low all Bus clocks.*
45	IOAPIC	OUT	IOAPIC clock output. (14.318 MHz), operates at VDDL supply voltage with CPU (1:4), either nominal 3.3V VDD or reduced voltage 2.9 to 2.5V.
40, 46	VDDL	PWR	Power supply for CPU and IOAPIC block buffers, operates at nominal 3.3V VDD or reduced voltage 2.9 to 2.5V.
19, 20, 31, 33, 36	N/C	-	No connection internally to these pins.

 \ast Has internal pull-up to $V_{\text{DD3}}.$



Absolute Maximum Ratings

Supply Voltage	7.0 V
Logic Inputs	GND –0.5 V to $~V_{DD}$ +0.5 V
Ambient Operating Temperature	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics at 3.3V

 $V_{DDL}=V_{DD3}=3.0-3.7$ V, $T_A=0-70^{\circ}C$ unless otherwise stated

DC Characteristics									
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS			
Input Low Voltage	VIL		-	-	0.2Vdd	V			
Input High Voltage	VIH		0.7Vdd	-	-	V			
Input Low Current	IIL	$V_{IN} = 0V$	-28.0	-10.5	-	μA			
Input High Current	Іш	$V_{IN} = V_{DD}$	-5.0	-	5.0	μA			
Output Low Current	Ioli	VoL = 0.8V; for BUS & REF1 (and CPU & IOAPIC at VDDL= 3.0 to 3.7V)	19.0	30.0	-	mA			
Output High Current	IOH1a	VoH = 2.0V; for BUS & REF1 (and IOAPIC at VDDL = 3.0 to 3.7V)	-	-28.0	-16.0	mA			
	Іоніь	VoH = 2.0V; for CPU @ VDDL = 3.0 to 3.7V		-45.0	-27.0	mA			
Output Low Current	IOL2	Vol = 0.8V; REF (2:3), 48 CLKs	8.0	13.0	-	mA			
Output High Current	Іон2	Voн = 2.0V; REF (2:3), 48 CLKs	-	-11.0	-7.0	mA			
Output Low Current	IOL3	Vol= $0.8V$; for CPU at VDDL = $2.5V$	19.0	30.0	-	mA			
Output High Current	І ОНЗа	VOH = $2.0V$; for CPU at VDDL = $2.5V$	-	-12.5	-9.5	mA			
	Іонзь	Voh = $2.0V$; for IOAPIC @ VDDL = $2.5V$		-13.0	-10.0	mA			
Output Low Voltage	Vol1	IoL = 10mA; for BUS & REF1 (and CPU at VDDL = 3.0 to 3.7V)	-	0.22	0.4	v			
Output High Voltage	Voh1	IOH = -10mA; for BUS & REF1 (and CPU at VDDL = 3.0 to 3.7V)	2.4	2.8	-	v			
Output Low Voltage	Vol2	IoL = 4mA; REF (2:3), 48 CLKs	-	0.25	0.4	V			
Output High Voltage	Voh2	Iон = -4mA; REF (2:3), 48 CLKs	2.4	2.6	-	V			
Output Low Voltage	Vol3	IOL = 8 mA; for CPU at VDDL = 2.5 V	-	0.25	0.4	v			
Output High Voltage	V онз	IOH = -8 mA; for CPU at VDDL = 2.5 V	2.1	2.25	-	V			
Supply Current	Idd	@66.6 MHz; all outputs unloaded	-	70	140	mA			
Supply Current	Iddpd	PD# = Low		230	500	μA			

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.



Electrical Characteristics at 3.3V

 $V_{DDL}{=}V_{DD3}{=}3.0-3.7$ V, $T_A{=}0-70^{\circ}\,C$ unless otherwise stated

AC Characteristics									
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS			
Rise Time ¹	Tr1a	20pF load, 0.8 to 2.0V CPU	-	0.9	1.2	ns			
Fall Time ¹	Tf1a	20pF load, 2.0 to 0.8V CPU	-	0.8	1.2	ns			
Rise Time ¹	Tr1b	CL=20pF, VDD=2.5V 0.8 to 2.0V CPU	-	1.0	1.2	ns			
Fall Time ¹	Tf1b	CL=20pF, VDD=2.5V 2.0 to 0.8V CPU	-	1.0	1.2	ns			
Rise Time ¹	Tr2	30pF load, 0.8 to 2.0V BUS & REF1	-	0.9	1.6	ns			
Fall Time ¹	Tf2	30pF load, 2.0 to 0.8V BUS & REF1	-	0.8	1.5	ns			
Rise Time ¹	Tr3	20pF load, 0.8 to 2.0V 48 clock & REF (2:3)	-	1.4	2.4	ns			
Fall Time ¹	Tf3	20pF load, 2.0 to 0.8V 48 clock & REF (2:3)	-	1.8	2.4	ns			
Rise Time ¹	Tr4	20pF load, 0.8 to 2.0V , IOAPIC with VDDL = $2.5V$	-	-	1.6	ns			
Fall Time ¹	Tf4	20pF load, 2.0 to 0.8V, IOAPIC with $VDDL = 2.5V$	-	-	1.6	ns			
Duty Cycle ¹	Dt1	20pF load @ VOUT=1.4V	45	50	55	%			
Duty Cycle ¹	Dt2	REF (1:3) Load = 20pF REF 2, 3 Load = 47pF REF1	40	45	50	%			
Jitter, One Sigma ¹	Tjis1	CPU & Fixed BUS Load=20pF, BUS; Load = 30pF	-	50	150	ps			
Jitter, Absolute ¹	Tjab1	CPU & Fixed BUS Load=20pF, BUS; Load = 30pF	-250	-	250	ps			
Jitter, One Sigma ¹	Tjis2	REF1; Load = $47pF$	-	55	250	ps			
Jitter, Absolute ¹	Tjab2	REF1; Load = $47pF$	-500	200	500	ps			
Input Frequency ¹	Fi		12.0	14.318	16.0	MHz			
Logic Input Capacitance ¹	CIN	Logic input pins	-	5	-	pF			
Oscillator Input Capacitance ¹	CINX	X1, X2 pins	-	18	-	pF			
Power-on Time ¹	ton	From VDD=3.0V to 1st crossing of 66.6 MHz VDD supply ramp < 1 ms	-	1.5	3.0	ms			
Clock Skew ¹	Tsk1	CPU to CPU; Load=20pF; @1.4V (Same VDD)	-	150	250	ps			
Clock Skew ¹	Tsk2	BUS to BUS; Load=20pF; @1.4V	-	300	500	ps			
Clock Skew ¹	Tsk3	CPU to BUS; Load=20pF; @1.4V (CPU is early) (All at 3.3V)	1	3.3	4	ns			
Clock Skow ¹	Tsk4	CPU @ 2.5V to BUS @ 3.3V	1		4	ns			
CIUCK SKEW	Tsk5	REF @ 3.3V to IOAPIC @ 2.5V			1.5	ns			

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.



Recommended PCB Layout for ICS9147-16



NOTE:

This PCB Layout is based on a 4 layer board with an internal Ground (common) and Vcc plane. Placement of components will depend on routing of signal trace. The 0.1uf Capacitors should be placed as close as possible to the Power pins. Placement on the backside of the board is also possible. The Ferrite Beads can be replaced with 10-150hm Resistors. For best results, use a Fixed Voltage Regulator between the main (board) Vcc and the different Vdd planes.

ICS9147-16





SSOP Package

SYMBOL	COMMON DIMENSIONS			VARIATIONS	D			Ν
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
А	.095	.101	.110	AC	.620	.625	.630	48
A1	.008	.012	.016					
A2	.088	.090	.092					
В	.008	.010	.0135					
С	.005	-	.010					
D	See Variations							
Е	.292	.296	.299					
e		0.025 BSC						
Н	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040					
N	See Variations]				
~	0°	5°	8°]				
Х	.085	.093	.100					

Ordering Information

ICS9147F-16

Example:



6