

Integrated
Circuit
ICS9150-08

## Frequency Generator \& Integrated Buffers for Pentium/Pro ${ }^{\text {TM }}$

## General Description

The ICS9150-08 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro or Cyrix. Eight different reference frequency multiplying factors are selectable.

Features include three CPU, seven PCI and seventeen SDRAM clocks. Two reference output is available equal to the crystal frequency, plus two IOAPIC outputs powered by VDDL1. One 48 MHz for USB is provided plus a 24 MHz . Spread Spectrum built in at $\pm 0.5 \%$ or $\pm 0.25 \%$ modulation to reduce EMI. Serial programming $\mathrm{I}^{2} \mathrm{C}$ interface allows changing functions, stop clock programing and Frequency selection. It is not recommended to use dual function I/O pins to clock slots (ISA, PIC, CPU, DIMM). The add on card may have a pull-up or pull-down. Additionally, the device meets the Pentium power-up stabilization, which requires that CPU and PCI clocks be stable within 2 ms after power-up.

High drive PCICLK and SDRAM outputs typically provide greater than $1 \mathrm{~V} / \mathrm{ns}$ slew rate into 30 pF loads. CPUCLK outputs typically provide better than $1 \mathrm{~V} / \mathrm{ns}$ slew rate into 20 pF loads while maintaining $50 \pm 5 \%$ duty cycle. The REF, 24 and 48 MHz clock outputs typically provide better than $0.5 \mathrm{~V} / \mathrm{ns}$ slew rates into 20 pF .

## Block Diagram



## Power Groups

VDD1 = REF (0:1), X1, X2
VDD2 $=$ PCICLK $\quad$ F, PCICLK $(0: 5)$
VDD3 $=\operatorname{SDRAM}(0: 18)$, supply for PLL core,
VDD4 $=48 \mathrm{MHz}, 24 \mathrm{MHz}$
VDDL1 = IOAPIC F
VDDL2 $=$ CPUCLK_F (1:2)

## Features

- 3.3 V outputs: SDRAM, PCI, REF, $48 / 24 \mathrm{MHz}$
- 2.5 V outputs: CPU, IOAPIC
- 20 ohm CPU clock output impedance
- 20 ohm PCI clock output impedance
- Skew from CPU (earlier) to PCI clock - 1 to 4 ns, center 2.6 ns.
- No external load cap for $\mathrm{C}_{\mathrm{L}}=18 \mathrm{pF}$ crystals
- $\pm 250 \mathrm{ps}$ CPU, PCI clock skew
- 250 ps (cycle to cycle) CPU jitter
- Smooth CPU frequency switching from 50 to 133 MHz
- $\quad \mathrm{I}^{2} \mathrm{C}$ interface for programming
- 2 ms power up clock stable time
- Clock duty cycle $45-55 \%$.
- 56 pin 300 mil SSOP package
- 3.3 V operation, 5 V tolerant inputs (with series R )
- $\quad<5.5 \mathrm{~ns}$ SDRAM propagation delay from Buffer Input


## Pin Configuration



[^0]ICS9150-08

## Pin Descriptions

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 2 | REF1 | OUT | 14.318 MHz reference clock output |
|  | FS2 ${ }^{1}$ | IN | Latched frequency select input. Has pull-up to VDD2. |
| 3 | REF0 | OUT | 14.318 MHz reference clock output |
|  | PCI_STOP\# | IN | Halts PCICLK ( $0: 5$ ) at logic " 0 " level when low. (in mobile, MODE=0) |
| $\begin{gathered} 4,10,23,26,34,42, \\ 48,53 \end{gathered}$ | GND | PWR | Ground. |
| 5 | X1 | IN | 14.318 MHz input. Has internal load cap, (nominal 33pF). |
| 6 | X2 | OUT | Crystal output. Has internal load cap (33pF) and feedback resistor to X1 |
| 8 | PCICLK_F | OUT | Free running BUS clock not afected by PCI_STOP\# |
|  | MODE ${ }^{1}$ | IN | Latched input for MODE select. Converts pin 3 to PCI_STOP\# when low for power management. |
| $\begin{aligned} & 9,11,12 \\ & 13,14,16 \end{aligned}$ | PCICLK (0:5) | OUT | PCI Clock Outputs. |
| 17 | BUFFERIN | IN | Input for Buffers |
| 27 | SDATA | IN | Serial data in for serial config port. (12C) |
| 28 | SCLK | IN | Clock input for serial config port. (12C) |
| 30 | 24 MHz | OUT | 24 MHz clock output for Super I/O or FD. |
|  | FS0 ${ }^{1}$ | IN | Latched frequency select input. Has pull-up to VDD4. |
| 29 | 48 MHz | OUT | 48 MHz clock output for USB. |
|  | FS1 ${ }^{1}$ | IN | Latched frequency select input. Has pull-up to VDD2. |
| $\begin{gathered} 1,7,15,20, \\ 31,37,45 \end{gathered}$ | $\begin{aligned} & \hline \text { VDD2, VDD1, } \\ & \text { VDD3, VDD4 } \end{aligned}$ | PWR | Nominal 3.3V power supply, see power groups for function. |
| $18,19,21,22,24$, $25,32,33,35,36$, $38,39,4041,43$, 44,46 | $\begin{aligned} & \text { SDRAM } \\ & (1: 8)(15: 12)(7: 0), 16 \end{aligned}$ | OUT | SDRAM clocks |
| 47 | CPU_STOP\# | IN | Halts CPUCLK (1:2), IOAPIC0, SDRAM (0:16) clocks at logic "0" level when low. |
| 50, 56 | VDDL2, VDDL1 | PWR | CPU and IOAPIC clock buffer power supply, either 2.5 or 3.3 V nominal. |
| 55 | IOAPIC0 | OUT | IOAPIC clock output. ( 14.318 MHz ) Poweredby VDDL1 |
| 51, 49 | CPUCLK (1:2) | OUT | CPU Output clocks. Powered by VDDL2 ( 60 or 66.6 MHz ) |
| 52 | CPUCLK_F | OUT | Free running CPU output clock. Not affected ty the CPU_STOP\#. |
| 54 | IOAPIC_F | OUT | Freerunning IOAPIC clock output. Not affected by the CPU_STOP\# ( 14.31818 MHz ) Powered by VDDL1 |

## Notes:

1: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10 Kohm resistor to program logic Hi to VDD or GND for logic low.

ICS9150-08

## Mode Pin - Power Management Input Control

| MODE, Pin 8 <br> (Latched Input) | Pin 3 |
| :---: | :---: |
| 0 | PCI_STOP\# <br> (INPUT) |
| 1 | Ref 0 <br> (OUTPUT) |

## Power Management Functionality

| CPU_STOP\# | PCI_STOP\# | CPUCLK <br> Outputs | PCICLK <br> $(0: 5)$ | PCICLK_F, <br> REF, <br> 24/48MHz <br> and SDRAM | Crystal <br> OSC | VCO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | Stopped Low | Running | Running | Running | Running |
| 1 | 1 | Running | Running | Running | Running | Running |
| 1 | 0 | Running | Stopped Low | Running | Running | Running |
| 0 | 0 | Stopped Low | Stopped Low | Running | Running | Running |

## Functionality

$V_{D D} 1,2,3=3.3 \mathrm{~V} \pm 5 \%, V_{\operatorname{DDL}} 1,2=2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \pm 5 \%, \mathrm{TA}=0$ to $70^{\circ} \mathrm{C}$
Crystal (X1, X2) $=14.31818 \mathrm{MHz}$

| FS 2 | FS 1 | FS 0 | CPU <br> $(\mathrm{MHz})$ | PCICLK <br> $(\mathrm{MHz})$ | REF, IO APIC <br> $(\mathrm{MHz})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 100.2 | $33.3(\mathrm{CPU} / 3)$ | 14.318 |
| 1 | 1 | 0 | $133.3^{1}$ | $33.3(\mathrm{CPU} / 4)^{1}$ | 14.318 |
| 1 | 0 | 1 | $112^{1}$ | $37.3^{1}$ | 14.318 |
| 1 | 0 | 0 | 103 | $34.3(\mathrm{CPU} / 3)$ | 14.318 |
| 0 | 1 | 1 | 66.8 | $33.4(\mathrm{CPU} / 2)$ | 14.318 |
| 0 | 1 | 0 | 83.3 | $41.65(\mathrm{CPU} / 2)$ | 14.318 |
| 0 | 0 | 1 | 75 | $37.5(\mathrm{CPU} / 2)$ | 14.318 |
| 0 | 0 | 0 | 50 | $25(\mathrm{CPU} / 2)$ | 14.318 |

Note1. Performance not guaranteed

ICS9150-08

## General $I^{2} C$ serial interface information

A. For the clock generator to be addressed by an $\mathrm{I}^{2} \mathrm{C}$ controller, the following address must be sent as a start sequence, with an acknoledge bit between each byte.

| Clock Generator <br> Address (7 bits) | ACK | +8 bits dummy <br> command code | ACK | +8 bits dummy <br> Byte count | ACK |
| :---: | :---: | :---: | :---: | :---: | :---: | | Then Byte 0, 1, 2, etc in |
| :--- |
| sequence until STOP. |

B. The clock generator is a slave/receiver $\mathrm{I}^{2} \mathrm{C}$ component. It can read back the data stored in the latches for verification. (set R/W\# to 1 above) Read-Back will support Intel PIIX4 "Block-Read" protocol, with a "Byte count" following the address with $\mathrm{R} / \mathrm{W} \#=1$, then proceding to Byte $0,1,2, \ldots$ until STOP.

| Clock Generator <br> Address (7 bits) | ACK | Byte Count <br> Readback | ACK |
| :---: | :---: | :---: | :---: |
| $\mathrm{A}(6: 0) \&$ R/W\# |  |  |  |
| D 3 (H) |  |  |  |

Then Byte 0, 1, 2, etc. in
sequence until STOP.
C. The data transfer rate supported by this clock generator is 100 K bits/sec (standard mode)
D. The input is operating at 3.3 V logic levels.
E. The data byte format is 8 bit bytes.
F. To simplify the clock generator $\mathrm{I}^{2} \mathrm{C}$ interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
G. At power-on, all registers are set to a default condition. Byte 0 defaults to a 0 , Bytes 1 through 5 default to a 1 (Enabled output state).

Serial Configuration Command Bitmap
Byte0: Functionality and Frequency Select Register (default = 0)

| Bit | Description |  | PWD |
| :---: | :---: | :---: | :---: |
| Bit 7 | $\begin{array}{c}0- \pm 0.25 \% \text { Spread Spectrum Modulation } \\ 1- \pm 0.5 \% \text { Spread Spectrum Modulation }\end{array}$ |  | 0 |
|  | Bit6 Bit5 Bit4 | CPU clock |  |
| Bit 6:4 | 111 | 100.2 | $33.3(\mathrm{CPU} / 3)$ |
|  | 110 | $133.3^{2}$ | $33.3(\mathrm{CPU} / 4)^{2}$ |$)$

Note1. Default at Power-up will be for latched logic inputs to define frequency. Bits 4, 5, 6 are default to 000 , and if bit 3 is written to a 1 to use Bits 6:4, then these should be defined to desired frequency at same write cycle.
Note2. Performance not guaranteed
Note: PWD = Power-Up Default
$I^{2} \mathrm{C}$ is a trademark of Philips Corporation

Byte 1: CPU, Active/Inactive Register
( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Reserved |
| Bit 6 | - | 1 | Reserved |
| Bit 5 | - | 1 | Reserved |
| Bit 4 | - | 1 | Reserved |
| Bit 3 | 46 | 1 | SDRAM16 (Act/Inact) |
| Bit 2 | 49 | 1 | CPUCLK2 (Act/Inact) |
| Bit 1 | 51 | 1 | CPUCLK1 (Act/Inact) |
| Bit 0 | 52 | 1 | CPUCLK0 (Act/Inact) |

Byte 3: SDRAM, Active/Inactive Register
( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Reserved |
| Bit 6 | - | 1 | Reserved |
| Bit 5 | 30 | 1 | 48 MHz (Act/Inact) |
| Bit 4 | 29 | 1 | 24 MHz (Act/Inact) |
| Bit 3 | 33,32, <br> 25,24 | 1 | SDRAM(12:15) (Act/Inact) |
| Bit 2 | 22,21, <br> 19,18 | 1 | SDRAM (8:11) (Act/Inact) |
| Bit 1 | 39,38, <br> 36,35 | 1 | SDRAM (4:7) (Act/Inact) |
| Bit 0 | 44,43, <br> 41,40 | 1 | SDRAM0 (0:3) (Act/Inact) |

Byte 5: Peripheral , Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Reserved |
| Bit 6 | - | - | Latched FS2\# |
| Bit 5 | 54 | 1 | IOAPIC1 (Act/Inact) |
| Bit 4 | 55 | 1 | IOAPIC0 (Act/Inact) |
| Bit 3 | - | 1 | Reserved |
| Bit 2 | - | 1 | Reserved |
| Bit 1 | 2 | 1 | REF1 (Act/Inact) |
| Bit 0 | 3 | 1 | REF0 (Act/Inact) |

Byte 2: PCI, Active/Inactive Register
( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Reserved |
| Bit 6 | 8 | 1 | PCICLKF (Act/Inact) |
| Bit 5 | 16 | 1 | PCICLK5 (Act/Inact) |
| Bit 4 | 14 | 1 | PCICLK4 (Act/Inact) |
| Bit 3 | 13 | 1 | PCICLK3 (Act/Inact) |
| Bit 2 | 12 | 1 | PCICLK2 (Act/Inact) |
| Bit 1 | 11 | 1 | PCICLK1 (Act/Inact) |
| Bit 0 | 9 | 1 | PCICLK0 (Act/Inact) |

Byte 4: Reserved, Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | - | Latched FS0\# |
| Bit 6 | - | 1 | Reserved |
| Bit 5 | - | 1 | Reserved |
| Bit 4 | - | - | Latched FS1\# |
| Bit 3 | - | 1 | Reserved |
| Bit 2 | - | 1 | Reserved |
| Bit 1 | - | 1 | Reserved |
| Bit 0 | - | 1 | Reserved |

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.
2. Latched Frequency Selects (FS\#) will be inferted logic load of the input frequency select pin conditions.

ICS9150-08

## CPU_STOP\# Timing Diagram

CPUSTOP\# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation. CPU STOP\# is synchronized by the ICS9150-08. All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs and CPUCLK off latency is less than 4 CPUCLKs.


## Notes:

1. All timing is referenced to the internal CPUCLK.
2. CPU STOP\# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPUCLKs inside the ICS9150-08.
3. All other clocks continue to run undisturbed.
4. PCI_STOP\# is shown in a high (true) state.

## PCI_STOP\# Timing Diagram

PCI_STOP\# is an asynchronous input to the ICS9150-08. It is used to turn off the PCICLK (0:5) clocks for low power operation. PCI_STOP\# is synchronized by the ICS9150-08 internally. PCICLK ( $0: 5$ ) clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.


## Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the device.)
2. PCI_STOP\# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the device.
3. All other clocks continue to run undisturbed.
4. CPU_STOP\# is shown in a high (true) state.

ICS9150-08

## Shared Pin Operation Input/Output Pins

Pins 8, 29, 30, 54 on the ICS9150-08 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0 ) voltage potential. A 10 Kilohm $(10 \mathrm{~K})$ resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2 a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor $\operatorname{pad}(\mathrm{s})$.


Fig. 1


Fig. 2a


Fig. 2b

## Absolute Maximum Ratings

| Supply Voltage | 7.0 V |
| :---: | :---: |
| Logic Inputs | GND -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Ambient Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Case Temperature. | $115^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters
$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | $\mathrm{V}_{\mathrm{SS}}-0.3$ |  | 0.8 | V |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$; Select @ 66 M |  | 100 | 180 | mA |
|  | $\mathrm{I}_{\mathrm{DDL}}$ |  |  | 6.0 | 30 | mA |
| Input frequency | $\mathrm{F}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} ;$ |  | 14.318 |  | MHz |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\mathrm{IN}}$ | Logic Inputs |  |  | 5 | pF |
|  | $\mathrm{C}_{\mathrm{INX}}$ | X1 \& X2 pins | 27 | 36 | 45 | ps |
| Transition Time ${ }^{1}$ | $\mathrm{~T}_{\text {trans }}$ | To 1 st crossing of target Freq. |  | 1.5 | 3 | ms |
| Clk Stabilization $^{1}$ | $\mathrm{~T}_{\text {STAB }}$ | From $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ to $1 \%$ target Freq. |  |  | 3 | ms |
| Skew ${ }^{1}$ | $\mathrm{~T}_{\text {CPU-BUS }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V} ;$ | 1.0 | 2.6 | 4.0 | ns |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - CPU

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\text {DSP2A }}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 10 |  | 20 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\text {DSN2A }}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 10 |  | 20 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\text {OH2B }}$ | $\mathrm{I}_{\mathrm{OH}}=-12.0 \mathrm{~mA}$ | 2 | 2.3 |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {OL2B }}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 2 \mathrm{~B}}$ | $\mathrm{V}_{\mathrm{OH}}=1.7 \mathrm{~V}$ |  | -30 | -19 | mA |
| Output Low Current | $\mathrm{I}_{\text {OL2 }}$ | $\mathrm{V}_{\text {OL }}=0.7 \mathrm{~V}$ | 25 | 37 |  | mA |
| Rise Time | $\mathrm{t}_{\mathrm{r} 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} @ 66 \mathrm{MHz}$ |  | 1.3 | 1.6 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f} 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} @ 66 \mathrm{MHz}$ |  | 1.1 | 1.6 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t} 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ | 45.0 | 51.0 | 55.0 | \% |
| Skew (Window) | $\mathrm{t}_{\text {sk2A }}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 40 | 250 | ps |
| Jitter | period(norm) | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V} ; 100 \mathrm{MHz}$ | 9.75 | 10 | 10.25 | ns |
|  | period(spr) | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V} ; 100 \mathrm{MHz}$ | 9.75 | 10 | 10.35 | ns |
|  | $\mathrm{t}_{\mathrm{j} 1 \mathrm{~s} 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 120 | 350 | ps |
|  | $\mathrm{t}_{\text {jabs } 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ | -250 | 100 | +250 | ps |
|  | Dev run avg | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 150 | 250 | ps |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - PCI

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\mathrm{DSP1} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 12 | 23 | 55 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\mathrm{DSN} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 12 | 20 | 55 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OH}}=-28 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{I}_{\mathrm{OL}}=23 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -58 | -22 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 25 | 52 |  | mA |
| Rise Time | $\mathrm{t}_{\mathrm{r} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 1.5 | 2.0 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ |  | 1.4 | 2.0 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45.0 | 50.0 | 55.0 | $\%$ |
| Skew | $\mathrm{t}_{\mathrm{sk} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 80 | 250 | ps |
| Jitter | $\mathrm{t}_{\mathrm{jls1} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 50 | 150 | ps |
|  | $\mathrm{t}_{\mathrm{jabs} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 200 | 500 | ps |

[^1]
## Electrical Characteristics - SDRAM

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDL}} 3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\mathrm{DSP} 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 10 |  | 20 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\mathrm{DSN2A}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 10 |  | 20 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 2 \mathrm{~A}}$ | $\mathrm{I}_{\mathrm{OH}}=-28 \mathrm{~mA}$ | 2.4 | 3 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 2 \mathrm{~A}}$ | $\mathrm{I}_{\mathrm{OL}}=19 \mathrm{~mA}$ |  | 0.3 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 2 \mathrm{~A}}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -72 | -42 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 2 \mathrm{~A}}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 33 | 55 |  | mA |
| Rise Time | $\mathrm{t}_{\mathrm{r} 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 1.6 | 2.0 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f} 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ |  | 1.2 | 2.0 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t} 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 41 | 46 | 51 | $\%$ |
| Skew (output to output ) | $\mathrm{t}_{\mathrm{sk} 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 200 | 600 | ps |
| Skew Propagation Delay <br> (Bufferin to output ) | $\mathrm{t}_{\mathrm{sk} 2 \mathrm{~A}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 4.5 | 55 | ns |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

Electrical Characteristics - 24M, 48M, REF 1
$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | RDSP5 ${ }^{1}$ | $\mathrm{Vo}_{\mathrm{o}}=\mathrm{VDD}^{*}(0.5)$ |  | 20 | 60 | W |
| Output Impedance | Rdsns ${ }^{1}$ | $\mathrm{Vo}=\mathrm{VDD}^{*}(0.5)$ |  | 55 | 100 | W |
| Output High Voltage | Voh5 | Іон $=-8 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
| Output Low Voltage | Vol5 | $\mathrm{IoL}=8 \mathrm{~mA}$ |  | 0.18 | 0.4 | V |
| Output High Current | Іон5 | $\mathrm{VOH}=2.0 \mathrm{~V}$ |  | -42 | -14 | mA |
| Output Low Current | IoL5 | VOL $=0.8 \mathrm{~V}$ | 16 | 26 |  | mA |
| Rise Time | $\mathrm{tr} 5^{1}$ | VoL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.4 \mathrm{~V}$ |  | 1.2 | 2.0 | ns |
| Fall Time | tis ${ }^{1}$ | $\mathrm{VOH}=2.4 \mathrm{~V}, \mathrm{VOL}=0.8 \mathrm{~V}$ |  | 2.0 | 2.4 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t}}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 40.0 | 54.0 | 60.0 | \% |
| Jitter | $\mathrm{t}_{\mathrm{j} 1 \mathrm{~s} 5}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 100 | 2.1 | ns |
|  | $\mathrm{t}_{\mathrm{jabs} 5}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 0.35 | 3.5 | ns |

[^2]
## Electrical Characteristics - IOAPIC

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | RDSP5 ${ }^{1}$ | $\mathrm{Vo}_{\mathrm{o}}=\mathrm{V}_{\text {DD }} *(0.5)$ |  | 20 | 60 | W |
| Output Impedance | RDSN5 ${ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ |  | 55 | 100 | W |
| Output High Voltage | Vон5 | Іон $=-8 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
| Output Low Voltage | Vol5 | $\mathrm{IoL}=1.2 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| Output High Current | Ioh5 | $\mathrm{VOH}=2.0 \mathrm{~V}$ |  | -42 | -14 | mA |
| Output Low Current | IoL5 | VoL $=0.8 \mathrm{~V}$ | 10 | 27 |  | mA |
| Rise Time | $\mathrm{tr} 5{ }^{1}$ | VOL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.4 \mathrm{~V}$ |  | 2.0 | 2.6 | ns |
| Fall Time | t55 ${ }^{1}$ | V OH $=2.4 \mathrm{~V}, \mathrm{VOL}=0.8 \mathrm{~V}$ |  | 2.8 | 3.2 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t}}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 48.0 | 54.0 | 58.0 | \% |
| Jitter | $\mathrm{t}_{\mathrm{j} 155}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 100 | 250 | ns |
|  | $\mathrm{t}_{\text {jabs } 5}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 550 | 800 | ps |

[^3]

SSOP Package

| SYMBOL | COMMON DIMENSIONS |  |  | VARIATIONS | D |  |  | N |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |  | MIN. | NOM. | MAX. |  |
| A | . 095 | . 101 | . 110 | AC | . 620 | . 625 | . 630 | 48 |
| A1 | . 008 | . 012 | . 016 | AD | . 720 | . 725 | . 730 | 56 |
| A2 | . 088 | . 090 | . 092 |  |  |  |  |  |
| B | . 008 | . 010 | . 0135 |  |  |  |  |  |
| C | . 005 | - | . 010 |  |  |  |  |  |
| D | See Variations |  |  |  |  |  |  |  |
| E | . 292 | . 296 | . 299 |  |  |  |  |  |
| e | 0.025 BSC |  |  |  |  |  |  |  |
| H | . 400 | . 406 | . 410 |  |  |  |  |  |
| h | . 010 | . 013 | . 016 |  |  |  |  |  |
| L | . 024 | . 032 | . 040 |  |  |  |  |  |
| N | See Variations |  |  |  |  |  |  |  |
| $\propto$ | $0^{\circ}$ | $5^{\circ}$ | $8^{\circ}$ |  |  |  |  |  |
| X | . 085 | . 093 | . 100 |  |  |  |  |  |

## Ordering Information

## ICS9150F-08

Example:

$\mathrm{ICS}, \mathrm{AV}=$ Standard Device


[^0]:    * Internal Pull-up Resistor of 240 K to 3.3 V on indicated inputs

[^1]:    ${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

[^2]:    ${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

[^3]:    ${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

