

Programmable System Frequency Generator for PII/III™

Recommended Application:

440BX - VIA Apollo Pro133 - ALI 1631 style chipset.

Output Features:

- 2 CPUs @2.5V
- 1 IOAPIC @ 2.5V
- 13 SDRAM @ 3.3V
- 6 PCI @3.3V,
- 1 48MHz, @3.3V
- 1 24MHz @ 3.3V
- 2 REF @3.3V, 14.318MHz.


Features:

- Programmable ouput frequency.
- Programmable ouput rise/fall time.
- Programmable PCI_F and PCICLK skew.
- Spread spectrum for EMI control typically by 7dB to 8dB.
 - with programmable spread percentage.
- Watchdog timer technology to reset system if over-clocking causes malfunction.
- Uses external 14.318MHz crystal.
- FS pins for frequency select

Key Specifications:

- CPU CPU: <175ps
- SDRAM SDRAM: <500ps
- PCI PCI: <500ps
- CPU(early)-PCI: Min=1.0ns, Typ=2.0ns, Max=4.0ns

Pin Configuration



48-Pin 300mil SSOP

- * Internal Pull-up Resistor of 120K to VDD
- ** Internal Pull-down resistor of 120K to GND

Block Diagram

PLL2 48MHz **XTAL** BUFFER IN REF(1:0) CPUCLK_F PLL1 Spread STOP CPUCLK 1 Spectrum FS(3:0) -4/ 12 SDRAM (11:0) LATCH MODE SDRAM F CLK STOP# Control PCI_STOP# PCICLKF Logic Config. Req.

Functionality

FS3	FS2	FS1	FS0	CPU	PCICLK
				(MHz)	(MHz)
0	0	0	0	80.00	40.00
0	0	0	1	75.00	37.50
0	0	1	0	83.31	41.65
0	0	1	1	66.82	33.41
0	1	0	0	103.00	34.33
0	1	0	1	112.01	37.34
0	1	1	0	68.01	34.01
0	1	1	1	100.23	33.41
1	0	0	0	120.00	40.00
1	0	0	1	114.99	38.33
1	0	1	0	109.99	36.66
1	0	1	1	105.00	35.00
1	1	0	0	140.00	35.00
1	1	0	1	150.00	37.50
1	1	1	0	124.00	31.00
1	1	1	1	132.99	33.25

ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.



General Description

The ICS94206 is a single chip clock solution for desktop designs using the BX/Apollo Pro133/ALI 1631 style chipset. It provides all necessary clock signals for such a system.

The ICS94206 belongs to ICS new generation of programmable system clock generators. It employs serial programming I^2C interface as a vehicle for changing output functions, changing output frequency, configuring output strength, configuring output to output skew, changing spread spectrum amount, changing group divider ratio and dis/enabling individual clocks. This device also has ICS propriety 'Watchdog Timer' technology which will reset the frequency to a safe setting if the system become unstable from over clocking.

Pin Configuration

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	VDD1	PWR	Ref, XTAL power supply, nominal 3.3V
	REF0	OUT	14.318 Mhz reference clock.
2	PCI_STOP#1	IN	Halts PCICLK clocks at logic 0 level, when input low (In mobile mode, MODE=0)
3,9,16,22, 33,39,45	GND	PWR	Ground
4	X1	IN	Crystal input, has internal load cap (36pF) and feedback resistor from X2
5	X2	OUT	Crystal output, nominally 14.318MHz. Has internal load cap (36pF)
6,14	VDD2	PWR	Supply for PCICLK_F and PCICLK (0:4), nominal 3.3V
7	PCICLK_F	OUT	Free running PCI clock not affected by PCI_STOP# for power management.
/	MODE ^{1, 2}	IN	Pin 7 function select pin, 1=Desktop Mode, 0=Mobile Mode. Latched Input.
	FS3	IN	Frequency select pin. Latched Input. Internal Pull-down to GND
8	PCICLK0	OUT	PCI clock outputs. Syncheronous to CPU clocks with 1-48ns skew (CPU early)
13, 12, 11, 10	PCICLK(4:1)	OUT	PCI clock outputs. Syncheronous to CPU clocks with 1-48ns skew (CPU early)
15	BUFFER IN	IN	Input to Fanout Buffers for SDRAM outputs.
17, 18, 20, 21, 28, 29, 31, 32, 34, 35,37,38	SDRAM (11:0)	OUT	SDRAM clock outputs, Fanout Buffer outputs from BUFFER IN pin (controlled by chipset).
19,30,36	VDD3	PWR	Supply for SDRAM (0:12) and CPU PLL Core, nominal 3.3V.
23	SDATA	I/O	Data pin for I ² C circuitry 5V tolerant
24	SCLK	IN	Clock input of I ² C input, 5V tolerant input
25	24MHz	OUT	24MHz output clock
25	FS1 ^{1, 2}	IN	Frequency select pin. Latched Input.
26	48MHz	OUT	48MHz output clock
26	FS0 ^{1, 2}	IN	Frequency select pin. Latched Input
27	VDD4	PWR	Power for 24 & 48MHz output buffers and fixed PLL core.
40	SDRAM_F	OUT	Free running SDRAM clock output. Not affected by CPU_STOP#
41	CLK_STOP#	IN	This asynchronous input halts CPUCLK1, IOAPIC & SDRAM (0:11) at logic "0" level when driven low.
42	VDDL2	PWR	Supply for CPU clocks, either 2.5V or 3.3V nominal
43	CPUCLK1	OUT	CPU clock outputs, powered by VDDL2. Low if CPU_STOP#=Low
44	CPUCLK_F	OUT	Free running CPU clock. Not affected by the CPU_STOP#
46	REF1	OUT	14.318 MHz reference clock.
	FS2 ^{1, 2}	IN	Frequency select pin. Latched Input
47	IOAPIC	OUT	IOAPIC clock output. 14.318 MHz Powered by VDDL1.
48	VDDL1	PWR	Supply for IOAPIC, either 2.5 or 3.3V nominal

- 1: Internal Pull-up Resistor of 120K to 3.3V on indicated inputs
- 2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.



General I²C serial interface information for the ICS94206

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2_(H)
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending Byte 0 through Byte 20 (see Note)
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

How to Write:						
Controller (Host)	ICS (Slave/Receiver)					
Start Bit						
Address D2 _(H)						
	ACK					
Dummy Command Code						
	ACK					
Dummy Byte Count						
	ACK					
Byte 0						
D	ACK					
Byte 1	4.0%					
Duto 2	ACK					
Byte 2	ACK					
Byte 3	ACK					
Byte 3	ACK					
Byte 4	HON					
2,10	ACK					
Byte 5						
	ACK					
Byte 6						
	ACK					
0						
0	0					
0	0					
5	0					
Byte 18	4.0%					
Dute 10	ACK					
Byte 19	ACK					
Byte 20	ACK					
Dyle 20	ACK					
Stop Bit	AUN					
Stop Bit						

^{*}See notes on the following page.

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the *byte count*
- Controller (host) acknowledges
- ICS clock sends Byte 0 through byte 8 (default)
- ICS clock sends Byte 0 through byte X (if X_(H) was written to byte 8).
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address D3 _(H)					
	ACK				
	Byte Count				
ACK					
	Byte 0				
ACK					
	Byte 1				
ACK	5 (6				
ACK	Byte 2				
ACK	Byte 3				
ACK	Dyte 3				
7.OK	Byte 4				
ACK	2)10 /				
-	Byte 5				
ACK	-				
	Byte 6				
ACK					
If 7 _H has been written to B6	Byte 7				
ACK					
0	0				
0	0				
0	0				
If 12 _H has been written to B6	Byte18				
ACK					
If 13 _H has been written to B6	Byte 19				
ACK					
If 14 _H has been written to B6	Byte 20				
ACK					
Stop Bit					



Brief I²C registers description for ICS94206 Programmable System Frequency Generator

Register Name	Byte	Description	PWD Default
Functionality & Frequency Select Register	0	Output frequency, hardware / I ² C frequency select, spread spectrum & output enable control register.	See individual byte description
Output Control Registers	1-6	Active / inactive output control registers/latch inputs read back.	See individual byte description
Vendor ID & Revision ID Registers	7	Byte 11 bit[7:4] is ICS vendor id - 1001. Other bits in this register designate device revision ID of this part.	See individual byte description
Byte Count Read Back Register	8	Writing to this register will configure byte count and how many byte will be read back. Do not write $00_{\rm H}$ to this byte.	08 _H
Watchdog Timer Count Register	9	Writing to this register will configure the number of seconds for the watchdog timer to reset.	10_{H}
Watchdog Control Registers	10 Bit [6:0]	Watchdog enable, watchdog status and programmable 'safe' frequency' can be configured in this register.	000,0000
VCO Control Selection Bit	10 Bit [7]	This bit select whether the output frequency is control by hardware/byte 0 configurations or byte 11&12 programming.	0
VCO Frequency Control Registers	11-12	These registers control the dividers ratio into the phase detector and thus control the VCO output frequency.	Depended on hardware/byte 0 configuration
Spread Spectrum Control Registers	13-14	These registers control the spread percentage amount.	Depended on hardware/byte 0 configuration
Group Skews Control Registers	15-16	Increment or decrement the group skew amount as compared to the initial skew.	See individual byte description
Output Rise/Fall Time Select Registers	17-20	These registers will control the output rise and fall time.	See individual byte description

- 1. The ICS clock generator is a slave/receiver, I²C component. It can read back the data stored in the latches for verification. Readback will support standard SMBUS controller protocol. **The number of bytes to readback is defined by writing to byte 8.**
- 2. When writing to byte 11 12, and byte 13 14, they must be written as a set. If for example, only byte 14 is written but not 15, neither byte 14 or 15 will load into the receiver.
- 3. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 4. The input is operating at 3.3V logic levels.
- 5. The data byte format is 8 bit bytes.
- 6. To simplify the clock generator I²C interface, the protocol is set to use only Block-Writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 7. At power-on, all registers are set to a default condition, as shown.



Byte 0: Functionality and frequency select register (Default=0) $\,$

Bit		Description							
	Bit2	Bit7 FS3	Bit6 FS2	Bit5 FS1	Bit4 FS0	CPUCLK MHz	PCICLK MHz		
	0	0	0	0	0	80.00	40.00	-	
	0	0	0	0	1	75.00	37.50	1	
	0	0	0	1	0	83.31	41.65	1	
	0	0	0	1	1	66.82	33.41	1	
	0	0	1	0	0	103.00	34.33	1	
	0	0	1	0	1	112.01	37.34	1	
	0	0	1	1	0	68.01	34.01	1	
	0	0	1	1	1	100.23	33.41	1	
	0	1	0	0	0	120.00	40.00	1	
	0	1	0	0	1	114.99	38.33	1	
	0	1	0	1	0	109.99	36.66	1	
	0	1	0	1	1	105.00	35.00		
	0	1	1	0	0	140.00	35.00		
	0	1	1	0	1	150.00	37.50	1	
Bit	0	1	1	1	0	124.00	31.00	Note 1	
(2,7:4)	0	1	1	1	1	132.99	33.25		
	1	0	0	0	0	135.00	33.75		
	1	0	0	0	1	129.99	32.50		
	1	0	0	1	0	126.00	31.50		
	1	0	0	1	1	118.00	39.33		
	1	0	1	0	0	115.98	38.66		
	1	0	1	0	1	95.00	31.67		
	1	0	1	1	0	90.00	30.00		
	1	0	1	1	1	85.01	28.34		
	1	1	0	0	0	166.00	41.50		
	1	1	0	0	1	160.01	40.00		
	1	1	0	1	0	154.99	38.75		
	1	1	0	1	1	147.95	36.99		
	1	1	1	0	0	145.98	36.50		
	1	1	1	0	1	143.98	35.99		
	1	1	1	1	0	141.99	35.50		
	1	1	1	1	1	138.01	34.50		
Bit 3	0-Frequency is selected by hardware select, latched inputs 1- Frequency is selected by Bit 2,7:4							0	
Bit 1	0- No 1- Sp	1							
Bit 0	0- Rı 1- Tr	unning istate	all ou	tputs				0	

Notes:

1. Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.



Byte 1: CPU, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	X	Latched FS2#
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	40	1	SDRAM_F
Bit 2	-	1	(Reserved)
Bit 1	43	1	CPUCLK1
Bit 0	44	1	CPUCLK_F

Byte 3: SDRAM, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	(Reserved)
Bit 6	-	X	Latched FS0#
Bit 5	26	1	48MHz
Bit 4	25	1	24 MHz
Bit 3	-	1	(Reserved)
Bit 2	21,20,18,17	1	SDRAM (8:11)
Bit 1	32,31,29,28	1	SDRAM (4:7)
Bit 0	38,37,35,34	1	SDRAM (0:3)

Byte 5: Peripheral , Active/Inactive Register (1=enable,0=disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	47	1	IOAPIC0
Bit 3	-	1	(Reserved)
Bit 2	-	1	(Reserved)
Bit 1	46	1	REF1
Bit 0	2	1	REF0

Notes:

- 1. Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.

Byte 2: PCI, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	(Reserved)
Bit 6	7	1	PCICLK_F
Bit 5	-	1	(Reserved)
Bit 4	13	1	PCICLK4
Bit 3	12	1	PCICLK3
Bit 2	11	1	PCICLK2
Bit 1	10	1	PCICLK1
Bit 0	8	1	PCICLK0

Byte 4: Reserved , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	1	1	(Reserved)
Bit 3	-	X	Latched FS1#
Bit 2	-	1	(Reserved)
Bit 1	-	X	Latched FS3#
Bit 0	-	1	(Reserved)

Byte 6: Peripheral , Active/Inactive Register (1= enable, $\hat{0}$ = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	-	0	Reserved (Note)
Bit6	-	0	Reserved (Note)
Bit5	-	0	Reserved (Note)
Bit4	-	0	Reserved (Note)
Bit3	-	0	Reserved (Note)
Bit2	-	1	Reserved (Note)
Bit1	-	1	Reserved (Note)
Bit0	-	0	Reserved (Note)
	Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1	Bit7 - Bit6 - Bit5 - Bit4 - Bit3 - Bit2 - Bit1 -	Bit7 - 0 Bit6 - 0 Bit5 - 0 Bit4 - 0 Bit3 - 0 Bit2 - 1 Bit1 - 1

Note: This is an unused register writing to this register will not affect device performance or functinality.



Byte 7: Vendor ID and Revision ID Register

Bit	PWD	Description
Bit 7	0	Vendor ID
Bit 6	0	Vendor ID
Bit 5	1	Vendor ID
Bit 4	X	Revision ID
Bit 3	X	Revision ID
Bit 2	X	Revision ID
Bit 1	X	Revision ID
Bit 0	X	Revision ID

Byte 9: VCO Control Selection Bit & Watchdog Timer Control Register

Bit	PWD	Description
Bit 7	0	0=Hw/B0 freq / 1=B14&15 freq
Bit 6	0	WD Enable 0=disable / 1=enable
Bit 5	0	WD Status 0=normal / 1=alarm
Bit 4	0	WD Safe Frequency, Byte 0 bit 2
Bit 3	0	WD Safe Frequency, FS3
Bit 2	0	WD Safe Frequency, FS2
Bit 1	0	WD Safe Frequency, FS1
Bit 0	0	WD Safe Frequency, FS0

Note: FS values in bit [0:4] will correspond to Byte 0 FS values. Default safe frequency is same as 00000 entry in byte0.

Byte 11: VCO Frequency Control Register

Bit	PWD	Description
Bit 7	X	VCO Divider Bit0
Bit 6	X	REF Divider Bit6
Bit 5	X	REF Divider Bit5
Bit 4	X	REF Divider Bit4
Bit 3	X	REF Divider Bit3
Bit 2	X	REF Divider Bit2
Bit 1	X	REF Divider Bit1
Bit 0	X	REF Divider Bit0

Note: The decimal representation of these 7 bits (Byte 11 [6:0]) + 2 is equal to the REF divider value.

Notes:

1. PWD = Power on Default

Byte 8: Byte Count and Read Back Register

Bit	PWD	Description
Bit 7	0	Reserved
Bit 6	0	Reserved
Bit 5	0	Reserved
Bit 4	0	Reserved
Bit 3	1	Reserved
Bit 2	0	Reserved
Bit 1	0	Reserved
Bit 0	0	Reserved

Byte 10: Watchdog Timer Count Register

Bit	PWD	Description
Bit 7	0	
Bit 6	0	The decimal representation of these
Bit 5	0	8 bits correspond to 290ms or 1ms
Bit 4	1	the watchdog timer will wait before it goes to alarm mode and reset the
Bit 3	0	frequency to the safe setting. Default
Bit 2	0	at power up is $16X 290ms = 4.6$
Bit 1	0	seconds.
Bit 0	0	

Byte 12: VCO Frequency Control Register

Bit	PWD	Description
Bit 7	X	VCO Divider Bit8
Bit 6	X	VCO Divider Bit7
Bit 5	X	VCO Divider Bit6
Bit 4	X	VCO Divider Bit5
Bit 3	X	VCO Divider Bit4
Bit 2	X	VCO Divider Bit3
Bit 1	X	VCO Divider Bit2
Bit 0	X	VCO Divider Bit1

Note: The decimal representation of these 9 bits (Byte 12 bit [7:0] & Byte 11 bit [7]) + 8 is equal to the VCO divider value. For example if VCO divider value of 36 is desired, user need to program 36 - 8 = 28, namely, 0, 00011100 into byte 12 bit & byte 11 bit 7.



Byte 13: Spread Sectrum Control Register

Bit	PWD	Description
Bit 7	X	Spread Spectrum Bit7
Bit 6	X	Spread Spectrum Bit6
Bit 5	X	Spread Spectrum Bit5
Bit 4	X	Spread Spectrum Bit4
Bit 3	X	Spread Spectrum Bit3
Bit 2	X	Spread Spectrum Bit2
Bit 1	X	Spread Spectrum Bit1
Bit 0	X	Spread Spectrum Bit0

Note: Please utilize software utility provided by ICS Application Engineering to configure spread spectrum. Incorrect spread percentage may cause system failure.

Byte 15: Output Skew Control

Bit	PWD	Description
Bit 7		DCI E Skow Control
Bit 6		PCI_F Skew Control
Bit 5		DCICLV [0:4] Slavy Control
Bit 4		PCICLK [0:4] Skew Control
Bit 3		SDRAM F Skew Control
Bit 2		SDRAW_I Skew Collifor
Bit 1		SDRAM [0:7] Skew Control
Bit 0		SDRAW [0.7] Skew Collifor

Byte 17: Output Rise/Fall Time Select Register

Bit	PWD	Description
Bit 7		CPUCLK F: Slew Rate Control
Bit 6		CFOCLK_I'. Siew Rate Collifor
Bit 5		CPUCLK1: Slew Rate Control
Bit 4		CPUCLKI: Siew Rate Control
Bit 3		SDRAM_F: Slew Rate Control
Bit 2		SDRAW_F. Siew Rate Control
Bit 1		SDRAM [0:11] Slew Rate Control
Bit 0		SDRAW [0.11] Siew Rate Collifor

Byte 14: Spread Sectrum Control Register

Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Spread Spectrum Bit12
Bit 3	X	Spread Spectrum Bit11
Bit 2	X	Spread Spectrum Bit10
Bit 1	X	Spread Spectrum Bi 9
Bit 0	X	Spread Spectrum Bit8

Note: Please utilize software utility provided by ICS Application Engineering to configure spread spectrum. Incorrect spread percentage may cause system failure.

Byte 16: Output Skew Control

Bit	PWD	Description
Bit 7		SDRAM [8:11] Skew Control
Bit 6		SDRAM [8.11] Skew Collifor
Bit 5	X	Reserved
Bit 4	X	Reserved
Bit 3	X	Reserved
Bit 2	X	Reserved
Bit 1	X	Reserved
Bit 0	X	Reserved

Byte 18: Output Rise/Fall Time Select Register

Bit	PWD	Description
Bit 7		DCI (0:41: Slavy Pata Control
Bit 6		PCI {0:4]: Slew Rate Control
Bit 5		DCL E Clayy Data Control
Bit 4		PCI_F Slew Rate Control
Bit 3		48MHz: Slew Rate Control
Bit 2		48WHZ: Siew Rate Control
Bit 1		24MHz: Slew Rate Control
Bit 0		24MHZ. Siew Rate Collifol

- 1. PWD = Power on Default
- 2. The power on default for byte 13-20 depends on the harware (latch inputs FS[0:4]) or I²C (Byte 0 bit [1:7]) setting. Be sure to read back and re-write the values of these 8 registers when VCO frequency change is desired for the first pass.
- 3. If Byte 8 bit 7 is driven to "1" meaning programming is intended, Byte 21-24 will lose their default power up value.



Byte 19: Reserved Register

Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Reserved
Bit 3	X	Reserved
Bit 2	X	Reserved
Bit 1	X	Reserved
Bit 0	X	Reserved

Byte 20: Reserved Register

I	Bit	PWD	Description
I	Bit 7	X	Reserved
I	Bit 6	X	Reserved
I	Bit 5	X	Reserved
I	Bit 4	X	Reserved
I	Bit 3	X	Reserved
	Bit 2	X	Reserved
I	Bit 1	X	Reserved
	Bit 0	X	Reserved

Note: Byte 19 and 20 are reserved registers, these are unused registers writing to these registers will not affect device performance or functinality.

VCO Programming Constrains

VCO Frequency	150MHz to 500MHz
VCO Divider Range	8 to 519
REF Divider Range	2 to 129
Phase Detector Stability	0.3536 to 1.4142

Useful Formula

VCO Frequency = 14.31818 x VCO/REF divider value Phase Detector Stabiliy = 14.038 x (VCO divider value)^{-0.5}

To program the VCO frequency for over-clocking.

- 0. Before trying to program our clock manually, consider using ICS provided software utilities for easy programming.
- 1. Select the frequency you want to over-clock from with the desire gear ratio (i.e. CPU:SDRAM:3V66:PCI ratio) by writing to byte 0, or using initial hardware power up frequency.
- 2. Write 0001, 1001 (19_H) to byte 8 for readback of 21 bytes (byte 0-20).
- 3. Read back byte 11-20 and copy values in these registers.
- 4. Re-initialize the write sequence.
- 5. Write a '1' to byte 9 bit 7 and write to byte 11 & 12 with the desired VCO & REF divider values.
- 6. Write to byte 13 to 20 with the values you copy from step 3. This maintains the output spread, skew and slew rate.
- 7. The above procedure is only needed when changing the VCO for the 1st pass. If VCO frequency needed to be changed again, user only needs to write to byte 11 and 12 unless the system is to reboot.

- 1. User needs to ensure step 3 & 7 is carried out. Systems with wrong spread percentage and/or group to group skew relation programmed into bytes 13-16 could be unstable. Step 3 & 7 assure the correct spread and skew relationship.
- 2. If VCO, REF divider values or phase detector stability are out of range, the device may fail to function correctly.
- 3. Follow min and max VCO frequency range provided. Internal PLL could be unstable if VCO frequency is too fast or too slow. Use 14.31818MHz x VCO/REF divider values to calculate the VCO frequency (MHz).
- 4. ICS recommends users, to utilize the software utility provided by ICS Application Engineering to program the VCO frequency.
- 5. Spread percent needs to be calculated based on VCO frequency, spread modulation frequency and spreadamount desired. See Application note for software support.



Absolute Maximum Ratings

Supply Voltage 7.0 V

Logic Inputs GND –0.5 V to V_{DD} +0.5 V

Ambient Operating Temperature 0° C to $+70^{\circ}$ C

Case Temperature 115°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0$ - 70C; Supply Voltage $V_{DD} = 3.3 \text{ V} + /-5\%$, $V_{DDL} = 2.5 \text{ V} + /-5\%$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$V_{ m IH}$		2		$V_{DD} + 0.3$	V
Input Low Voltage	$V_{ m IL}$		V_{SS} -0.3		0.8	V
Input High Current	${ m I}_{ m IH}$	$V_{IN} = V_{DD}$	-5		5	μΑ
Input Low Current	$ m I_{IL1}$	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5			μΑ
Input Low Current	$I_{\rm IL2}$	$V_{IN} = 0 \text{ V}$; Inputs with pull-up resistors	-200			μΑ
		$C_L = \max \text{ cap loads};$		124	350	
Operating Supply	$I_{DD3.3OP}$	CPU=66-133 MHz, SDRAM=100 MHz				mA
Current		CPU=133 MHz, SDRAM=133 MHz		135	500	1112 1
	$I_{\mathrm{DD2.5OP}}$	$C_L = \max \text{ cap loads};$		18	70	
Powerdown Current	$I_{DD3.3PD}$				600	μΑ
Input Frequency	F_{i}	$V_{DD} = 3.3 \text{ V}$		14.318		MHz
Pin Inductance	L_{pin}				7	nН
	C_{IN}	Logic Inputs			5	pF
Input Capacitance ¹	C_{OUT}	Output pin capacitance			6	pF
	C_{INX}	X1 & X2 pins	27		45	pF
Transition time ¹	T_{trans}	To 1st crossing of target frequency			3	ms
Settling time ¹	T_{s}	From 1st crossing to 1% target frequency			3	ms
Clk Stabilization ¹	T_{STAB}	From $V_{DD} = 3.3 \text{ V}$ to 1% target frequency			3	ms
Dalani	t_{PZH}, t_{PZL}	Output enable delay (all outputs)	1		10	ns
Delay ¹	t_{PHZ}, t_{PLZ}	Output disable delay (all outputs)	1		10	ns
Skew ¹	tcpu-pci	$V_T = 1.5V; V_{TL}=1.25V$		2.45	4	ns

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - CPU

 $T_A = 0 - 70^{\circ} \text{ C;VDD} = 3.3 \text{ V; } V_{DDL} = 2.5 \text{ V +/-5\%; } C_L = 10 - 20 \text{ pF (unless otherwise stated)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R_{DSP2B}	$Vo=V_{DD}^*(0.5)$	13.5	15	45	Ω
Output Impedance ¹	R_{DSN2B}	$Vo=V_{DD}^*(0.5)$	13.5	16.5	45	Ω
Output High Voltage		$I_{OH} = -1 \text{ mA}$	2	2.48		V
Output Low Voltage	V_{OL2B}	$I_{OL} = 1 \text{ mA}$		0.04	0.4	V
Output High Current	I	$V_{OH@MIN} = 1 V$		-60	-27	mA
Output riigh Current	I_{OH2B}	$V_{OH@MAX} = 2.375V$	-27	-7		IIIA
Output Law Cumant	I_{OL2B}	$V_{OL@MIN} = 1.2 \text{ V}$	27	63		mA
Output Low Current		$V_{OL@MAX} = 0.3V$		20	30	IIIA
Rise Time ¹	t_{r2B}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	1.2	1.6	ns
Fall Time ¹	t_{f2B}	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	0.9	1.6	ns
Duty Cycle ¹	d_{t2B}	$V_T = 1.25 \text{ V}$	45	46.9	55	%
Skew ¹	t _{sk2B}	$V_T = 1.25 \text{ V}$		12.7	175	ps
Jitter, Cycle-to-cycle ¹	t _{jcyc-cyc2B}	V _T = 1.25 V, CPU 66, SDRAM 100		150	250	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - PCI

 $T_A = 0 - 70^{\circ}$ C; $V_{DD} = 3.3$ V +/-5%, $C_L = 40$ pF for PCI0-1, $C_L = 10 - 30$ pF for other PCIs (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R_{DSP1}	$Vo=V_{DD}^*(0.5)$	12		55	Ω
Output Impedance ¹	R _{DSN1}	$Vo=V_{DD}^*(0.5)$	12		55	Ω
Output High Voltage	V_{OH1}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL1}	$I_{OL} = 1 \text{ mA}$			0.55	V
Output High Current	I_{OH1}	$V_{OH@MIN} = 1 V$			-33	mA
Output Trigii Current	IOH1	$V_{OH@MAX} = 3.135V$	-33			ША
Output Low Current	I_{OL1}	$V_{OL@MIN} = 1.95 \text{ V}$	30			mA
Output Low Current	*OL1	$V_{OL@MAX} = 0.4V$			38	ША
Rise Time ¹	t_{r1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V},$	0.5	1.5	2	ns
Fall Time ¹	$t_{\rm f1}$	$V_{OL} = 2.4 \text{ V}, V_{OH} = 0.4 \text{ V}, \text{ PCI0-3}$	0.5	1.5	2	ns
Duty Cycle ¹	d_{t1}	$V_T = 1.5 \text{ V}$	45	52.5	55	%
Skew ¹	t_{sk1}	$V_T = 1.5 \text{ V}$		49	500	ps
Jitter, cycle-to-cycle ¹	t _{jcyc-cyc1}	$V_T = 1.5 \text{ V}$		200	500	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - SDRAM

 $T_A = 0 - 70^{\circ} \text{ C}$; $V_{DD} = 3.3 \text{ V}$ +/-5%, $C_L = 20 - 30 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R_{DSP3}	$Vo=V_{DD}^*(0.5)$	10		24	Ω
Output Impedance ¹	R _{DSN3}	$Vo=V_{DD}^*(0.5)$	10		24	Ω
Output High Voltage	V_{OH3}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL3}	$I_{OL} = 1 \text{ mA}$			0.4	V
Output High Current	I_{OH3}	$V_{OH@MIN} = 2 V$			-46	mA
Output Tright Current	IOH3	$V_{OH@MAX} = 3.135V$	-54			IIIA
Output Low Current	ī	$V_{OL@MIN} = 1 \text{ V}$	54			mA
Output Low Current	I_{OL3}	$V_{OL@MAX} = 0.4V$			53	ША
Rise Time ¹	t_{r3}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.4	0.8	1.6	ns
Fall Time ¹	t_{f3}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	0.8	1.6	ns
Duty Cycle ¹	d _{t3}	$V_T = 1.5 \text{ V}$	45	51.7	55	%
Skew ¹	t _{sk3}	$V_T = 1.5 \text{ V}$		166	250	ps
Propagation Delay	Tprop	$V_T = 1.5 \text{ V}$		3.1	5	ns

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - IOAPIC

 $T_A = 0 - 70^{\circ} \text{ C}$; VDD = 3.3V; $V_{DDL} = 2.5 \text{ V}$ +/-5%; $C_L = 10 - 20 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	ut Impedance 1 R_{DSP4B} $V_{O}=V_{DD}*(0.5)$		9		3	Ω
Output Impedance ¹	R _{DSN4B}	$Vo=V_{DD}*(0.5)$	9		30	Ω
Output High Voltage	V_{OH4B}	$I_{OH} = -5.5 \text{ mA}$	2			V
Output Low Voltage	V_{OL4B}	$I_{OL} = 9 \text{ mA}$			0.4	V
Output High Current	I_{OH4B}	$V_{OH@MIN} = 1.4 \text{ V}$			-21	mA
Output Trigii Current		$V_{OH@MAX} = 2.5V$	-36			ША
Output Low Current	Ĭ	$V_{OL@MIN} = 1.0 \text{ V}$	36			mA
Output Low Current	$I_{ m OL4B}$	$V_{OL@MAX} = 0.2V$			31	IIIA
Rise Time ¹	$t_{ m r4B}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	0.7	1.6	ns
Fall Time ¹	$t_{ m f4B}$	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1.1	1.6	ns
Duty Cycle ¹	d_{t4B}	$V_{T} = 1.25 \text{ V}$	45	53.7	55	%

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - REF, 24_48MHz, 48MHz $T_A = 0$ - 70C; $V_{DD} = 3.3 \text{ V}$ +/-5%; $C_L = 10$ -20 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R_{DSP5}	$V_O = V_{DD}^*(0.5)$	20		60	Ω
Output Impedance ¹ R _{DSN5}		$V_O = V_{DD}^*(0.5)$	20		60	Ω
Output High Voltage	V_{OH5}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL5}	$I_{OL} = 1 \text{ mA}$			0.4	V
Output High Current	I_{OH5}	$V_{OH @ MIN} = 1.0 V$			-23	mA
Output High Current	I _{OH5}	$V_{OH @ MAX} = 3.135 \text{ V}$	-29			ША
Output Low Current	I_{OL5}	$V_{OL @ MIN} = 1.95 V$	29			mA
Output Low Current		$V_{OL @ MAX} = 0.4 \text{ V}$			27	IIIA
Rise Time ¹	t_{r5}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.4	2	4	ns
Fall Time ¹	t_{f5}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	2	4	ns
Duty Cycle ¹	d_{t5}	$V_T = 1.5 \text{ V}$	45	53	55	%
Jitter, cycle-to-cycle ¹	t _{jcyc-cyc5}	$V_T = 1.5 \text{ V}$, Fixed clocks		200	500	ne
Jiller, Cycle-10-Cycle		$V_T = 1.5 \text{ V}, \text{ Ref clocks}$		1032	1250	ps

¹Guaranteed by design, not 100% tested in production.



Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS94206 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



CLK_STOP# Timing Diagram

CLK_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CLK_STOP# is synchronized by the ICS94206. The minimum that the CPU clock is enabled (CLK_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.




- 1. All timing is referenced to the internal CPU clock.
- 2. CLK_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS94206.
- 3. IOAPIC output is Stopped Glitch Free by CLK_STOP# going low.
- 4. SDRAM-F output is controlled by Buffer in signal, not affected by the ICS94206 CLK_STOP# signal. SDRAM's are controlled as shown.
- 5. All other clocks continue to run undisturbed.




PCI_STOP# Timing Diagram

PCI_STOP# is an asynchronous input to the **ICS94206**. It is used to turn off the PCICLK clocks for low power operation. PCI_STOP# is synchronized by the **ICS94206** internally. The minimum that the PCICLK clocks are enabled (PCI_STOP# high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.




- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS94206 device.)
- 2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS94206.
- 3. All other clocks continue to run undisturbed.
- 4. CPU_STOP# is shown in a high (true) state.





Group Offset Waveforms





300 mil SSOP Package

	In Millir	meters	In Inches				
SYMBOL	COMMON D	IMENSIONS	COMMON [DIMENSIONS			
	MIN	MAX	MIN	MAX			
Α	2.41	2.80	.095	.110			
A1	0.20	0.40	.008	.016			
b	0.20	0.34	.008	.0135			
С	0.13	0.25	.005	.010			
D	SEE VARIATIONS		SEE VARIATIONS				
E	10.03	10.68	.395	.420			
E1	7.40	7.60	.291	.299			
е	0.635 E	BASIC	0.025	BASIC			
h	0.38	0.64	.015	.025			
L	0.50	1.02	.020	.040			
N	SEE VARIATIONS		SEE VAI	RIATIONS			
α	0°	8°	0°	8°			

VARIATIONS

NI NI	Dm	ım.	D (inch)		
N	MIN	MAX	MIN	MAX	
48	15.75	16.00	.620	.630	

Reference Doc.: JEDEC Publication 95, MO-118

10-0034

Ordering Information

