

# 128K x 8 64K x 8 CMOS DUAL-PORT STATIC RAM MODULE

### **FEATURES**

- High-density 1M/512K CMOS Dual-Port Static RAM module
- · Fast access times:
- —Commercial 35, 40ns —Military 40, 50ns
- Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted LCC (leadless chip carriers) components on a 64-pin sidebraze DIP (Dual In-line Package)
- · Multiple Vcc and GND pins for maximum noise immunity
- Single 5V (±10%) power supply
- · Input/outputs directly TTL-compatible

### **PIN CONFIGURATION**<sup>(1)</sup>

Vcc 🗖 1	$\bigcirc$	64 🗆 GND
		63 🗌 R/WR
		59 Aor
A1L 🔲 7		58 🗌 A1r
GND 🗌 8		57 🗌 A2r
A2L 🗌 9		56 🗆 A3r
Азь 🗌 10		55 🗌 A4r
A4L 🗌 11		54 🗌 A5r
A5L 🗌 12		53 🗌 A6R
A6L 🗌 13		52 🗌 A7R
A7L 🗌 14		51 🗌 A8R
A8L 🗌 15		50 🗌 A9R
A9L 16		49 A10R
		48 🗌 A11R
A11L 18		47 🗌 A12R
A12L 10		46 🗆 A13R
A12L [] 19 A13L [] 20		45 🗆 A13R
		-
A14L 21		44 A15R
A15L 🗌 22		43 🗌 A16R
A16L 🗌 23		42 🗌 GND
I/Ool 🗌 24		41 🗌 I/Oor
I/O1L 🗌 25		40
I/O2L 🗌 26		39 🗌 I/O2r
I/O3L 🗌 27		38 🗌 І/Озг
I/O4L 🗌 28		37 🗌 I/O4r
I/O5L 🗌 29		36 🗌 I/O5r
I/O6L 🛛 30		35 🗌 I/O6R
I/O7L 🗌 31		34 🗌 I/O7R
GND I 32		33 🗌 Vcc

### **DESCRIPTION:**

The IDT7M1001/IDT7M1003 is a 128K x 8/64K x 8 highspeed CMOS Dual-Port Static RAM module constructed on a multilayer ceramic substrate using eight IDT7006 (16K x 8) Dual-Port RAMs and two IDT FCT138 decoders or depopulated using only four IDT7006s and two decoders.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore (SEM) "hand-shake" signaling. The IDT7M1001/1003 module is designed to be used as stand-alone Dual-Port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M1001/1003 module is packaged on a multilayer co-fired ceramic 64-pin DIP (Dual In-line Package) with dimensions of only 3.2" x 0.62" x 0.38". Maximum access times as fast as 35ns over the commercial temperature range are available.

All inputs and outputs of the IDT7M1001/1003 are TTLcompatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

All IDT military module semiconductor components are manufacured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

### **PIN NAMES**

Left Port	Right Port	Description
A (0–16)∟	A (0–16)R	Address Inputs
I/O (0–7)∟	I/O (0–7)r	Data Inputs/Outputs
R/WL	R/WR	Read/Write Enables
CS∟		Chip Select
OEL	OER	Output Enable
SEML	SEMR	Semaphore Control
V	сс	Power
G	ND	Ground

2804 tbl 01

DIP TOP VIEW

#### NOTE:

1. For the IDT7M1003 (64K x 8) version, Pins 23 and 43 must be connected to GND for proper operation of the module.


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES


©1995 Integrated Device Technology, Inc.

# FUNCTIONAL BLOCK DIAGRAM

### 7M1001



# 7M1003



<sup>2804</sup> drw 03

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
ΤΑ	Operating Temperature	0 to +70	–55 to +125	°C
TBIAS	Temperature Under Bias	–55 to +125	–65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	–65 to +150	°C
Ιουτ	DC Output Current	50	50	mA

#### NOTE:

#### 2804 tbl 02

2804 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **CAPACITANCE<sup>(1)</sup>** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	<b>Test Conditions</b>	Max.	Unit
CIN1	Input Capacitance $(\overline{CS} \text{ or } \overline{SEM})$	VIN = 0V	15	pF
CIN2	Input Capacitance (Data, Address, All Other Controls)	VIN = 0V	100	pF
Соит	Output Capacitance (Data)	Vout = 0V	100	pF

#### NOTE:

1. This parameter is guaranteed by design but not tested.

# DC ELECTRICAL CHARACTERISTICS

(Vcc = 5V  $\pm$  10%, TA = -55°C to +125°C or 0°C to +70°C)

			Commercial						
Symbol	Parameter	Test Conditions	Min.	Max. <sup>(1)</sup>	Max. <sup>(2)</sup>	Min.	Max. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., $\overline{CS} \le VIL$ , $\overline{SEM} \ge VIH$ Outputs Open, f = fMAX	—	940	660	—	1130	790	mA
ICC1	Standby Supply Current (One Port Active)	Vcc = Max., L_ $\overline{CS}$ or R_ $\overline{CS} \ge VIH$ Outputs Open, f = fMAX	—	750	470	—	905	565	mA
ISB1	Standby Supply Current (TTL Levels)	Vcc = Max., L_ $\overline{CS}$ and R_ $\overline{CS} \ge VIH$ Outputs Open, f = fMAX L_ $\overline{SEM}$ and R_ $\overline{SEM} \ge Vcc -0.2V$	—	565	285	_	685	345	mA
ISB2	Full Standby Supply Current (CMOS Levels)	L_CS and R_CS ≥ Vcc $-0.2V$ VIN > Vcc $0.2V$ or < 0.2V L_SEM and R_SEM ≥ Vcc $-0.2V$	_	125	65	_	245	125	mA

#### NOTES:

1. IDT7M1001 (128K x 8) version only.

2. IDT7M1003 (64K x 8) version only.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	–55°C to +125°C	0V	$5.0V\pm10\%$
Commercial	0°C to +70°C	0V	$5.0V \pm 10\%$

2804 tbl 04

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Vін	Input High Voltage	2.2	-	6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	V
NOTE					2804 tbl 05

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2804 tbl 06

# DC ELECTRICAL CHARACTERISTICS

(Vcc=5.0V  $\pm$  10%, TA = –55°C to +125°C and 0°C to +70°C)

			IDT7	M1001	IDT7N	M1003	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
L	Input LeakageVcc = Max.(Address, Data & Other Controls)VIN = GND to Vcc		—	80	—	40	μA
L	Input Leakage (CS and SEM)	Vcc = Max. Vin = GND to Vcc	—	10		10	μA
Ilo	Output Leakage (Data)	Vcc = Max. $\overline{CS} \ge VIH$ , Vout = GND to Vcc	—	80		40	μΑ
Vol	Output Low Voltage	Vcc = Min. IoL = 4mA	_	0.4		0.4	V
Vон	Output High Voltage	Vcc = Min. Iон = –4mA	2.4	—	2.4	—	V

2804 tbl 07

# AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2804 tbl 08




Figure 2. Output Load (for tclz, tcHz, toLz. toHz, twHz, tow)

\*Including scope and jig.

# AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		_	-35	_4	10	-	-50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	cie							
tRC	Read Cycle Time	35	_	40	_	50	_	ns
tAA	Address Access Time	_	35	_	40		50	ns
tacs <sup>(2)</sup>	Chip Select Access Time	_	35	_	40	_	50	ns
tOE	Output Enable Access Time	—	20	_	25	_	30	ns
toн	Output Hold From Address Change	3	_	3	_	3	_	ns
tcLz <sup>(1)</sup>	Chip Select to Output in Low-Z	3	_	3	_	3	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	_	20	_	20	_	25	ns
toLz <sup>(1)</sup>	Output Enable to Output in Low-Z	3	_	3	_	3	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	_	20	_	20		25	ns
tpu <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	ns
tpd <sup>(1)</sup>	Chip Disable to Power-Down Time	_	50	_	50	_	50	ns
tSOP	SEM Flag Update Pulse (OE or SEM)	15	_	15	_	15	—	ns
Write Cyc	cle							
twc	Write Cycle Time	35	_	40	_	50	_	ns
tcw <sup>(2)</sup>	Chip Select to End-of-Write	30	_	35	_	40	—	ns
taw	Address Valid to End-of-Write	30	_	35	_	40	_	ns
tas1 <sup>(3)</sup>	Address Set-up to Write Pulse Time	5	_	5	_	5	—	ns
tAS2	Address Set-up to $\overline{CS}$ Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	30	_	35	_	40	_	ns
twr <sup>(4)</sup>	Write Recovery Time	0	_	0	_	0	_	ns
tDW	Data Valid to End-of-Write	25	_	30	_	35	_	ns
tdh <sup>(4)</sup>	Data Hold Time	0	_	0	_	0	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	—	20	_	20	_	25	ns
twнz <sup>(1)</sup>	Write Enable to Output in High-Z	_	20	_	20		25	ns
tow <sup>(1, 4)</sup>	Output Active from End-of-Write		_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	15	_	15	_	15	_	ns
tsps	SEM Flag Contention Window	15	_	15	_	15	_	ns
Port-to-P	ort Delay Timing							
twdd <sup>(5)</sup>	Write Pulse to Data Delay	_	60		65		70	ns
tddd <sup>(5)</sup>	Write Data Valid to Read Data Valid	_	45	_	50	_	55	ns

NOTES:

1. This parameter is guaranteed by design but not tested.

2. To access RAM  $\overline{CS} \leq V_{IL}$  and  $\overline{SEM} \geq V_{IH}$ . To access semaphore,  $\overline{CS} \geq V_{IH}$  and  $\overline{SEM} \leq V_{IL}$ .


3. tAS1= 0 if  $R/\overline{W}$  is asserted LOW simultaneously with or after the  $\overline{CS}$  LOW transition.

4. For  $\overline{CS}$  controlled write cycles, twr= 5ns, tDH= 5ns, tow= 5ns.


5. Port-to-Port delay through the RAM cells from the writing port to the reading port.

2804 tbl 09

# TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)<sup>(1,2,4)</sup>




# TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)<sup>(1,3,5)</sup>



### NOTES:

- 1. R/W is HIGH for Read Cycles
- 2. Device is continuously enabled.  $\overline{CS}$  = LOW. This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 4.  $\overline{OE} = LOW$ .
- 5. To access RAM,  $\overline{CS}$  = LOW,  $\overline{SEM}$  = H. To access semaphore,  $\overline{CS}$  = HIGH and  $\overline{SEM}$  = LOW.
- 6. This parameter is guaranteed by design but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)<sup>(1,3,5,8)</sup>



#### NOTES:

1. R/W is HIGH for Read Cycles

Device is continuously enabled.  $\overline{CS} = LOW$ .  $\overline{UB}$  or  $\overline{LB} = LOW$ . This waveform cannot be used for semaphore reads. Addresses valid prior to or coincident with  $\overline{CS}$  transition low. 2

3.


 $\overline{OE} = LOW.$ 4.

- To access RAM,  $\overline{CS}$  = LOW,  $\overline{UB}$  or  $\overline{LB}$  = LOW,  $\overline{SEM}$  = H. To access semaphore,  $\overline{CS}$  = HIGH and  $\overline{SEM}$  = LOW. 5.
- Timing depends on which enable signal is asserted last. 6.
- Timing depends on which enable signal is de-asserted first. 7.

If OE is LOW during a R/W controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If OE is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse width 8 be as short as the specified twp.

9. This parameter is guaranteed by design but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( CS CONTROLLED TIMING)<sup>(1,3,5,8)</sup>



#### NOTES:


- 1. R/W must be HIGH during all address transitions.
- A write occurs during the overlap (twp) of a LOW UB or  $\overline{LB}$  and a LOW  $\overline{CS}$  and a LOW  $R/\overline{W}$  for memory array writing cycle. twR is measured from the earlier of  $\overline{CS}$  or R/W (or SEM or  $R/\overline{W}$ ) going HIGH to the end of write cycle. During this period, the I/O pins are in the output state and input signals must not be applied. 2
- 3
- 4.
- 5. If the CS or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- Timing depends on which enable signal is asserted last. 6.
- Timing depends on which enable signal is de-asserted first.
  If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- This parameter is guaranteed by design but not tested. 9.

#### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE)<sup>(1)</sup> tон - t AA -A0 - A2 VALID ADDRESS VALID ADDRESS -tACSt AW -<twr+ SEM – twp t SOP t DW DATAOUT VALID DATA 0 DATA IN VALID t DH W/P t AS R/W - toe t SWRD ŌĒ t SOP WRITE CYCLE READ CYCLE 2804 drw 10

#### NOTE:

1.  $\overline{CS}$  = HIGH for the duration of the above timing (both write and read cycle).

# TIMING WAVEFORM OF SEMAPHORE CONTENTION<sup>(1,3,4)</sup>




2804 drw 11

#### NOTES:

- 1. DOR = DOL = LOW,  $L \overline{CS} = R \overline{CS} = HIGH$ . Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going HIGH to R/WB or SEMB going HIGH.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY<sup>(1)</sup>



# **TRUTH TABLES**

### TABLE I: NON-CONTENTION READ/WRITE CONTROL<sup>(1)</sup>

	Inp	outs <sup>(1)</sup>		Outputs		
CS	R/W	ŌĒ	SEM	<b>I/O</b> 0 - <b>I/O</b> 7	Mode	
Н	Х	Х	Н	High-Z	Deselected: Power Down	
L	L	Х	Н	DATAIN	Write to Both Bytes	
L	н	L	н	DATAOUT	Read Both Bytes	
Х	Х	н	Х	High-Z	Outputs Disabled	
NOTE:	-			•		2804 tbl 10

NOTE:

1. AOL — A12  $\neq$  AOR — A12R

# TABLE II: SEMAPHORE READ/WRITE CONTROL<sup>(1)</sup>

	Inputs			Outputs	
$\overline{CS}$	R/W	ŌĒ	SEM	<b>I/O</b> 0 - <b>I/O</b> 7	Mode
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag
Х	_ <b>F</b>	Х	L	DATAIN	Write DINO into Semaphore Flag
L	Х	Х	L	—	Not Allowed
NOTE:	•	•	•		

1. AOL — A12  $\neq$  A0R — A12R

### **SEMAPHORE OPERATION**


For more details regarding semaphores & semaphore operations, please consult the IDT7006 datasheet.

#### PACKAGE DIMENSIONS 7M1001 3.190 3.210 B Ξ 0.615 0.605 0.635 0.625 18 Ε TOP VIEW PIN1 0.380 0.330 0.007 MAX. MAX. 0.010 0.013 0.050 ¥. SIDE VIEW = 4 0.035 0.015 0.100 0.125 0.022 0.060 TYP. 0.175 SIDE VIEW Ξ Ξ Ε B

BOTTOM VIEW

2804 drw 13

7M1003



### **ORDERING INFORMATION**

