

## **HIGH-SPEED 3.3V** 8K x 8 DUAL-PORT STATIC RAM

### FEATURES:


- True Dual-Ported memory cells which allow simulta-٠ neous access of the same memory location
- High-speed access
  - Commercial: 25/35/55ns (max.)
- Low-power operation - IDT70V05S Active: 350mW (typ.)
  - Standby: 3.5mW (typ.)
  - IDT70V05L Active: 350mW (typ.) Standby: 1mW (typ.)
- IDT70V05 easily expands data bus width to 16 bits or ٠ more using the Master/Slave select when cascading more than one device
- $M/\overline{S} = H$  for  $\overline{BUSY}$  output flag on Master  $M/\overline{S} = L$  for  $\overline{BUSY}$  input on Slave
- Busy and Interrupt Flags

## FUNCTIONAL BLOCK DIAGRAM

- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation-2V data retention
- LVTTL-compatible, single 3.3V (±0.3V) power supply
- Available in 68-pin PGA, 68-pin PLCC, and a 64-pin TQFP

#### **DESCRIPTION:**

The IDT70V05 is a high-speed 8K x 8 Dual-Port Static RAM. The IDT70V05 is designed to be used as a stand-alone Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

#### **COMMERCIAL TEMPERATURE RANGE**

**OCTOBER 1996** 


operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{CE}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of  $500\mu$ W from a 2V battery.

The IDT70V05 is packaged in a ceramic 68-pin PGA, a 68-pin PLCC, and a 64-pin thin plastic quad flatpack (TQFP).

#### PIN CONFIGURATIONS (1,2)



#### NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

2941 drw 04

### PIN CONFIGURATIONS (CONT'D) (1,2)

11		51 A5L	50 A4L	48 A2L	46 AoL	44 BUSYL	42 M/S	40 INTr	38 A1R	36 A3R				
10	53 A7L	52 A6L	49         47         45         43         41         39         37           A3L         A1L         INTL         GND         BUSYR         A0R         A2R							35 A4R	34 A5R			
09	55 A9L	54 A8L								32 A7R	33 A6R			
08	57 A11L	56 A10L				30 A9R	31 A8R							
07	59 VCC	58 A12L			١D	T70V0	)5			28 A11R	29 A10R			
06	61 N/C	60 N/C				26 GND	27 A12R							
05	63 SEML	62 CEL					68-PIN PGA TOP VIEW <sup>(3)</sup>							
04	65 OEL	64 R/WL								22 SEMR	23 CER			
03	67 I/Ool	66 N/C								20 OEr	21 R/WR			
02	68 I/O1L	1 I/O2L	3 I/O4L											
01	<b>*</b> •	2 I/O3L	4 I/O5L	6 I/O6L	8 Vcc	10 I/O0R	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R				
	A	В	С	D	E	F	G	Н	J	К	L			

#### NOTES:

1. All Vcc pins must be connected to power supply.

All GND pins must be connected to ground supply.
 This text does not indicate oriention of the actual part-marking

#### **PIN NAMES**

Right Port	Names
CER	Chip Enable
R/WR	Read/Write Enable
ŌĒR	Output Enable
A0R – A12R	Address
I/O0R – I/O7R	Data Input/Output
SEMR	Semaphore Enable
ĪNTr	Interrupt Flag
BUSYR	Busy Flag
/ <u>S</u>	Master or Slave Select
CC	Power
ND	Ground
	CER R/WR OER AOR - A12R I/OOR - I/O7R SEMR INTR BUSYR /S CC

#### **TRUTH TABLE I – NON-CONTENTION READ/WRITE CONTROL**

	Inputs <sup>(*</sup>			Outputs				
CE	R/₩	ŌE	SEM	I/O0-7	Mode			
Н	Х	Х	Н	High-Z	Deselected: Power Down			
L	L	Х	Н	DATAIN	Write to Memory			
L	Н	L	Н	DATAOUT	Read Memory			
Х	Х	Н	Х	High-Z	Outputs Disabled			

NOTE:

1. AOL — A12L  $\neq$  AOR — A12R.

### TRUTH TABLE II – SEMAPHORE READ/WRITE CONTROL<sup>(1)</sup>

	Inputs Out					
CE	R/W	ŌĒ	SEM	I/O0-7	Mode	
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag	
Н	Ł	Х	L	DATAIN	Write DIN0 into Semaphore Flag	
L	Х	Х	L	_	Not Allowed	

NOTE:

1. There are eight semaphore flags written to via I/O0 and read from all I/O's (I/O0-I/O7). These eight semaphores are addressed by A0 - A2.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
ΤΑ	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	–55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Ιουτ	DC Output Current	50	mA
NOTES:		29	941 tbl 04

#### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.3V.

### **RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	$3.3V\pm0.3V$
			2941 tbl 05

### **RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
Viн	Input High Voltage	2.0	—	Vcc+0.3	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V

NOTES:

1. VIL≥ -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

#### CAPACITANCE<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0MHz)TQFP ONLY$ 

Symbol	Parameter	Conditions <sup>(1)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	11	pF
Соит	Output Capacitance	Vout = 3dV	11	pF

NOTES:

1. This parameter is determined by device characterization but is not production tested.

2. 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

**COMMERCIAL TEMPERATURE RANGE** 

2941 tbl 06

2941 tbl 07

4

2941 tbl 02

#### DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE** (Vcc = $3.3V \pm 0.3V$ )

			IDT70V05S		IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current <sup>(1)</sup>	VCC = 3.6V, VIN = 0V to VCC	—	10	_	5	μΑ
Ilo	Output Leakage Current	$\overline{CE} = VIH$ , VOUT = 0V to VCC	—	10	_	5	μΑ
Vol	Output Low Voltage	IOL = 4mA		0.4		0.4	V
Vон	Output High Voltage	ЮН = -4mA	2.4		2.4	—	V

NOTE:

1. At  $Vcc \le 2.0V$  input leakages are undefined.

2941 tbl 08

### DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**<sup>(1)</sup> (Vcc = $3.3V \pm 0.3V$ )

		Test			70V0	5X25	70V05X35		70V	05X55	
Symbol	Parameter	Condition	Versi	on	Typ. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = VIL, Outputs Open$ $\overline{SEM} = VIH$ $f = fMAX^{(3)}$	COM'L	S L	80 70	140 120	70 60	115 100	70 60	115 100	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_{R} = \overline{CE}_{L} = V_{IH}$ $\overline{SEM}_{R} = \overline{SEM}_{L} = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L.	S L	12 10	25 20	10 8	25 20	10 8	25 20	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_{L} \text{ or } \overline{CE}_{R} = V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_{R} = \overline{SEM}_{L} = V_{IH}$	COM'L.	S L	40 30	82 72	35 25	72 62	35 25	72 62	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	$\begin{array}{l} \text{Both Ports } \overline{\text{CE}} \text{L and} \\ \overline{\text{CE}} \text{R} \geq \text{Vcc} - 0.2\text{V} \\ \text{VIN} \geq \text{Vcc} - 0.2\text{V or} \\ \text{VIN} \leq 0.2\text{V}, \text{ f} = 0^{(4)} \\ \overline{\text{SEMR}} = \overline{\text{SEML}} \geq \text{Vcc} - 0.2\text{V} \end{array}$	COM'L.	S L	1.0 0.2	5 2.5	1.0 0.2	5 2.5	1.0 0.2	5 2.5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	$\begin{array}{l} \hline One \ Port \ \overline{CE}L \ or \\ \hline \overline{CE}R \geq VCC \ - \ 0.2V \\ \hline \hline \overline{SEM}R = \ \overline{SEM}L \geq VCC \ - \ 0.2V \\ \hline VIN \geq VCC \ - \ 0.2V \ or \ VIN \leq 0.2V \\ \hline Active \ Port \ Outputs \ Open \\ f = \ fmax^{(3)} \end{array}$	COM'L.	S L	50 40	81 71	45 35	71 61	45 35	71 61	mA

1. "X" in part numbers indicates power rating (S or L).

2. Vcc = 3.3V, TA = +25°C.

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1and 2
	2941 tbl 10




Figure 1. AC Output Test Load

Figure 2. Output Load (For tLz, tHz, twz, tow) Including scope and jig.

### AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**<sup>(4)</sup>

	IDT70V	/05X25	IDT70V	05X35	IDT70	V05X55	
Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE							
Read Cycle Time	25	_	35	_	55	_	ns
Address Access Time	—	25	—	35	—	55	ns
Chip Enable Access Time <sup>(3)</sup>	—	25		35	_	55	ns
Output Enable Access Time	_	15	—	20	_	30	ns
Output Hold from Address Change	3		3		3		ns
Output Low-Z Time <sup>(1, 2)</sup>	3	_	3		3	_	ns
Output High-Z Time <sup>(1, 2)</sup>	—	15	—	20	_	25	ns
Chip Enable to Power Up Time <sup>(2)</sup>	0		0		0	—	ns
Chip Disable to Power Down Time <sup>(2)</sup>	_	25	_	35	_	50	ns
Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ )	15	_	15	_	15	_	ns
Semaphore Address Access Time	_	35	_	45	_	65	ns
	CLE         Read Cycle Time         Address Access Time         Chip Enable Access Time <sup>(3)</sup> Output Enable Access Time         Output Hold from Address Change         Output Low-Z Time <sup>(1, 2)</sup> Output High-Z Time <sup>(1, 2)</sup> Chip Enable to Power Up Time <sup>(2)</sup> Chip Disable to Power Down Time <sup>(2)</sup> Semaphore Flag Update Pulse (OE or SEM)	ParameterMin.CLE25Read Cycle Time25Address Access Time—Chip Enable Access Time <sup>(3)</sup> —Output Enable Access Time—Output Hold from Address Change3Output Low-Z Time <sup>(1, 2)</sup> 3Output High-Z Time <sup>(1, 2)</sup> —Chip Enable to Power Up Time <sup>(2)</sup> 0Chip Disable to Power Down Time <sup>(2)</sup> —Semaphore Flag Update Pulse (OE or SEM)15	CLERead Cycle Time25Address Access Time—Address Access Time—Chip Enable Access Time—Output Enable Access Time—Output Hold from Address Change3Output Low-Z Time <sup>(1, 2)</sup> 3Output High-Z Time <sup>(1, 2)</sup> —Chip Enable to Power Up Time <sup>(2)</sup> 0Chip Disable to Power Down Time <sup>(2)</sup> —Semaphore Flag Update Pulse (OE or SEM)15	ParameterMin.Max.Min.CLE $\sim$ $\sim$ $\sim$ $\sim$ $\sim$ Read Cycle Time $25$ $$ $\sim$ $35$ Address Access Time $$ $25$ $$ $\sim$ Chip Enable Access Time <sup>(3)</sup> $$ $25$ $$ Output Enable Access Time $$ $15$ $$ Output Hold from Address Change $3$ $$ $3$ Output Hold from Address Change $3$ $$ $3$ Output Hold from Address Change $3$ $$ $3$ Output High-Z Time <sup>(1, 2)</sup> $$ $15$ $$ Chip Enable to Power Up Time <sup>(2)</sup> $0$ $$ $0$ Chip Disable to Power Down Time <sup>(2)</sup> $$ $25$ $$ Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ ) $15$ $$ $15$	Parameter         Min.         Max.         Min.         Max.           CLE            Max.         Max.           Read Cycle Time         25          35            Address Access Time          25          35           Chip Enable Access Time <sup>(3)</sup> 25          35           Output Enable Access Time          15          20           Output Hold from Address Change         3          33            Output Hold from Address Change         3          30            Output Hold from Address Change         3          20          20           Output High-Z Time <sup>(1, 2)</sup> 15          20           Chip Enable to Power Up Time <sup>(2)</sup> 15          20           Chip Disable to Power Down Time <sup>(2)</sup> 25          35           Semaphore Flag Update Pulse (OE or SEM)         15          15	Parameter         Min.         Max.         Min.         Max.         Min.           CLE $\sim$ <	Parameter         Min.         Max.         Min.         Max.         Min.         Max.           CLE $\sim$ $\sim$ $\sim$ $\sim$ $\sim$ $\sim$ Read Cycle Time         25 $-$ 35 $-$ 55 $-$ Address Access Time $-$ 25 $-$ 35 $-$ 55 $-$ Address Access Time $-$ 25 $-$ 35 $-$ 55           Chip Enable Access Time <sup>(3)</sup> $-$ 255 $-$ 35 $-$ 55           Output Enable Access Time $-$ 15 $-$ 20 $-$ 30           Output Hold from Address Change         3 $-$ 3 $-$ 3 $-$ Output Low-Z Time <sup>(1, 2)</sup> $3$ $-$ 15 $-$ 20 $-$ 25           Chip Enable to Power Up Time <sup>(2)</sup> $0$ $-$ 15 $-$ 20 $-$ 25           Chip Disable to Power Down Time <sup>(2)</sup> $ 25$ $-$ 35 $-$ <

#### NOTES:


2941 tbl 11

1. Transition is measured ±200mV from Low or High-impedance voltage with Output Test Load (Figure 2).


2. This parameter is guaranteed by device characterization but not production tested. 3. To access RAM,  $\overline{CE} = VIL$ ,  $\overline{SEM} = VIH$ .

4. "X" in part numbers indicates power rating (S or L).

### **TIMING OF POWER-UP POWER-DOWN**



#### WAVEFORM OF READ CYCLES<sup>(5)</sup>



#### NOTES:

1. Timing depends on which signal is asserted last,  $\overline{OE}$  or  $\overline{CE}$ .

2. Timing depends on which signal is de-asserted first, CE or OE.

- 3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.

5.  $\overline{\text{SEM}} = \text{VIH}.$ 

#### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(5)</sup>

		IDT70	/05X25	IDT70V	/05X35	IDT70V05X55		
Symbol	Parameter	Parameter Min. Max.		Min.	Max.	Min. Max.		Unit
WRITE C	YCLE			-			-	
twc	Write Cycle Time	25	—	35	—	55	—	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	20	—	30	_	45	_	ns
taw	Address Valid to End-of-Write	20	_	30	_	45	—	ns
tas	Address Set-up Time <sup>(3)</sup>	0	—	0	—	0	—	ns
tWP	Write Pulse Width	20	—	25	_	40	_	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	15	_	20	_	30	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	_	20	_	25	ns
tDH	Data Hold Time <sup>(4)</sup>	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	_	15	_	20	_	25	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0	_	0		ns
tswrd	SEM Flag Write to Read Time	5		5	_	5		ns
tSPS	SEM Flag Contention Window	5	—	5	—	5	—	ns

NOTES:

1. Transition is measured ±200mV from Low or High-impedance voltage with Output Test Load (Figure 2).


2. This parameter is guaranteed by device characterization but not production tested.

3. To access RAM,  $\overline{CE} = VIL$ ,  $\overline{SEM} = VIH$ . To access semaphore,  $\overline{CE} = VIH$  and  $\overline{SEM} = VIL$ . Either condition must be valid for the entire tew time.


4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.

5. "X" in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING<sup>(1,3,5,8)</sup>




## TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING<sup>(1,3,5,8)</sup>



#### NOTES:

- 1.  $R/\overline{W}$  or  $\overline{CE}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW CE and a LOW R/W for memory array writing cycle.
- 3. twe is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ , or  $R/\overline{W}$ .
- 7. Timing depends on which enable signal is de-asserted first,  $\overline{CE}$ , or  $R/\overline{W}$ .
- 8. If  $\overline{OE}$  is LOW during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If  $\overline{OE}$  is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE<sup>(1)</sup>




#### NOTES:

1.  $\overline{CE} = V_{H}$  for the duration of the above timing (both write and read cycle).

2. "DATAOUT VALID" represents all I/O's (I/Oo-I/O7) equal to the semaphore value.

### TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION<sup>(1,3,4)</sup>



#### NOTES:

- 1. DOR = DOL = VIL,  $\overline{CE}R = \overline{CE}L = VIH$ , Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going HIGH.
- 4. If tsps is not satisfied, there is no guarantee which side will be granted the semaphore flag.

#### AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**<sup>(6)</sup>

		IDT70V05X25		IDT70V05X35		IDT70V05X55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
BUSY TIM	ЛING (M/S = VIH)				-		-		
tBAA	BUSY Access Time from Address Match	—	25	-	35	—	45	ns	
tBDA	BUSY Disable Time from Address Not Matched	—	25	—	35		45	ns	
tBAC	BUSY Access Time from Chip Enable Low	—	25	—	35	—	45	ns	
tBDC	BUSY Disable Time from Chip Enable High	_	25	—	35	_	45	ns	
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5	—	5	_	ns	
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	—	35	_	40	—	50	ns	
twн	Write Hold After BUSY <sup>(5)</sup>	20	—	25	—	25	—	ns	
BUSY TIN	/ING (M/S̄ = Vı∟)				-				
twв	BUSY Input to Write <sup>(4)</sup>	0		0	—	0	—	ns	
twн	Write Hold After BUSY <sup>(5)</sup>	20		25	_	25	_	ns	
PORT-TO	-PORT DELAY TIMING								
twdd	Write Pulse to Data Delay <sup>(1)</sup>		55	_	65	_	85	ns	
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	50	_	60	_	80	ns	

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = VIH) or "Timing Waveform of Write With Port-To-Port Delay (M/S=VIL)".

To ensure that the earlier of the two ports wins. 2


tBDD is a calculated parameter and is the greater of 0, twDD – twP (actual), or tDDD – tDw (actual). To ensure that the write cycle is inhibited during contention. 3.

4.

To ensure that a write cycle is completed after contention. "X" is part numbers indicates power rating (S or L).

6.

### TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ WITH BUSY (M/ $\overline{S}$ = VIH)<sup>(2,4,5)</sup>



1. To ensure that the earlier of the two ports wins. tAPS is ignored for  $M/\overline{S} = VIL$  (slave).

 $\overline{CE}L = \overline{CE}R = VIL.$ 2.


3.  $\overline{OE} = V_{IL}$  for the reading port.

4. If M/S = VIL (slave), BUSY is an input. Then for this example BUSY A" = VIH and BUSY B" input is shown above.


5. All timing is the same for both left and right ports. Port "A" may be either the left or right Port. Port "B" is the port opposite from port "A".

2941 drw 13


## TIMING WAVEFORM OF SLAVE WRITE (M/ $\overline{S}$ = VIL)



# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{CE}$ TIMING (M/ $\overline{S}$ = Vih)<sup>(1)</sup>



### WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING $(M/\overline{S} = VIH)^{(1)}$




#### NOTES:

All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
 If tAPs is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

#### AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**<sup>(1)</sup>

		IDT70V	05X25	IDT70V	05X35	IDT70V05X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min	Max.	Unit
INTERRU	PT TIMING				-			
tas	Address Set-up Time	0	—	0	—	0	_	ns
twr	Write Recovery Time	0	—	0	—	0	—	ns
tins	Interrupt Set Time	—	25	—	30	_	40	ns
tinr	Interrupt Reset Time	—	30	—	35		45	ns
OTE:					•		-	2941 tbl 1

1. "X" in part numbers indicates power rating (S or L).



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".

2. See Interrupt truth table.

- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

#### TRUTH TABLE III — INTERRUPT FLAG<sup>(1)</sup>

	Le		Right Port							
R/WL	CEL	ŌEL	A0L-A12L	ĪNT∟	R/WR	CER	<b>OE</b> R	A0R-A12R	<b>INT</b> R	Function
L	L	Х	1FFF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	1FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	1FFE	Х	Set Left INT∟ Flag
Х	L	L	1FFE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

#### NOTES:

1. Assumes  $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = V_{IH}$ .

2. If  $\overline{\text{BUSY}}_{L} = V_{IL}$ , then no change.

3. If  $\overline{\text{BUSYR}} = \text{VIL}$ , then no change.

#### TRUTH TABLE IV — ADDRESS BUSY ARBITRATION

	Inp	outs	Out	puts	
	CER	A0L-A12L A0R-A12R	BUSYL <sup>(1)</sup>	BUSY <sub>R</sub> <sup>(1)</sup>	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2941 tbl 16

1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYX outputs on the IDT70V05 are push pull, not open drain outputs. On slaves the BUSYX input internally inhibits writes.

 L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.

3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

#### TRUTH TABLE V — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE<sup>(1,2)</sup>

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V05.

2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O7). These eight semaphores are addressed by Ao - A2.

#### **FUNCTIONAL DESCRIPTION**

The IDT70V05 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V05 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  HIGH). When a port is enabled, access to the entire memory array is permitted.

#### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INTL}$ ) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag ( $\overline{INTR}$ ) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must read the memory location 1FFF.

The message (8 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V05 RAMs.

interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V05 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

### WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V05 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V05 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the  $R/\overline{W}$  signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted

data in the slave.

#### **SEMAPHORES**

The IDT70V05 is an extremely fast Dual-Port 8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\overline{CE}$ , the Dual-Port RAM enable, and  $\overline{SEM}$ , the semaphore enable. The  $\overline{CE}$  and  $\overline{SEM}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V05 contain multiple processors or controllers and are typically very highspeed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V05's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V05 does not use its semaphore flags to control any resources through

hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V05 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{OE}$ , and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data

bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in guestion. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V05's Dual-Port RAM. Say the 8K x 8 RAM was to be divided into two 4K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Mean-while the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.




Figure 4. IDT70V05 Semaphore Logic

#### **ORDERING INFORMATION**

