

HIGH-SPEED 3.3V 8K x 16 DUAL-PORT STATIC RAM


FEATURES:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed access
 - Commercial: 25/35/55ns (max.)
- Low-power operation - IDT70V25S Active: 230mW (typ.) Standby: 3.3mW (typ.)
 - IDT70V25L Active: 230mW (typ.) Standby: 0.66mW (typ.)
- Separate upper-byte and lower-byte control for ٠ multiplexed bus compatibility
- IDT70V25 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- $M/\overline{S} = H$ for \overline{BUSY} output flag on Master $M/\overline{S} = L$ for \overline{BUSY} input on Slave
- Busy and Interrupt Flags
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- LVTTL-compatible, single 3.3V (±0.3V) power supply
- Available in 84-pin PGA, 84-pin PLCC, and 100-pin TQFP

DESCRIPTION:

The IDT70V25 is a high-speed 8K x 16 Dual-Port Static RAM. The IDT70V25 is designed to be used as a stand-alone Dual-Port RAM or as a combination MASTER/SLAVE Dual-



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

OCTOBER 1996

©1996 Integrated Device Technology, Inc.

FUNCTIONAL BLOCK DIAGRAM

memory. An automatic power down feature controlled by \overline{CE}

permits the on-chip circuitry of each port to enter a very low

ogy, these devices typically operate on only 350mW of power.

Fabricated using IDT's CMOS high-performance technol-

The IDT70V25 is packaged in a ceramic 84-pin PGA, an 84-Pin PLCC and a 100-pin Thin Quad Plastic Flatpack.

standby power mode.

Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

PIN CONFIGURATIONS^(1,2)

□ I/04L □ □ □ A12L A11L A10L 100 0 0 A9L A8L INDEX 10 7 65 4 3 2 1 84 83 82 81 80 79 78 77 76 75 11 9 8 74 12 A7L I/O9L 13 73 🗌 A6L I/O10L 72 A5L 14 I/O11L 71 15 A4L I/O12L 70 A3L 16 I/O13L 69 A2L 17 GND ⊐ A1L 18 68 A0L I/O14L 67 19 I/O15L 20 IDT70V25 J84-1 BUSYL VCC 21 65 GND 84-PIN PLCC GND 64 22 TOP VIEW(3) I/OOR 23 63] M/S I/O1R 62 BUSYR 24 I/O2R 25 61] ÎNTr VCC 26 60 AOR I/O3R 27 59 □ A1R I/O4R 28 58 A2R I/O5R 57 29 _ A3R I/O6R 30 56 A4R I/O7R 31 55 A5R I/O8R 54 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 32 A6R 2944 drw 02 |/011R | |/012R | |/013R | |/014R |
 GND [

 I/O15R [

 OER [

 OER [

 OER [

 OER [

 OER [

 GBD [

 GND [

 A11R [

 A31R [

 A31R [
 /010R I/O9R INDEX 190/1 Q Π Π 上 76 75 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 7 N/C ⊐ N/C N/C 74 ⊐ N/C N/C ∟ ⊐ N/C 73 N/C ⊏ 72 ⊐ N/C I/O10L⊏ 71 ⊐ A5L 5 I/011L 6 70 I/O12L 69 🗆 A3L I/O13L ⊐ A2L 8 68 GND ⊐ A1L 67 I/O14L 10 66 IDT70V25 I/O15L 11 65 PN100-1 VCC 12 64 GND 13 63 ⊐ GND 100-PIN I/OOR ⊐ M/S 14 62 TOFP I/O1R ⊏ ⊐ BUSYR 15 61 TOP VIEW(3) I/O2R ⊏ 60 ⊐ ĪNTr 16 VCC 17 59 ⊐ Aor I/O3R L 18 58 ⊐ A1R I/O4R 19 57 ⊐ A2R I/O5R ⊏ ⊐ A3R 20 56 I/O6R 21 55 ⊐ A4R N/C 54 ⊐ N/C 22 N/C 53 $\square N/C$ 23 52 N/C □ N/C 24 N/C 51 ⊐ N/C 100 次 100 x 10 2944 drw 03

- 1. All Vcc pins must be connected to the power supply.
- All GND pins must be connected to the ground supply. 2.
- 3. This text does not indicate the actual part marking.

PIN CONFIGURATIONS (CONT'D) (1,2)

	63	61	60	58	55	54	51	48	46	45	42
11	I/O7∟	I/O5L	I/O4L	I/O2L	I/Ool	ŌĒL	SEML	LBL	A11L	A10L	A7L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O6L	I/O3L	I/O1∟	ŪBL	CEL	A12L	A9L	A8L	A5L
	67	65			57	53	52			41	39
09	I/O11L	I/O9L			GND	Vcc	R/WL			A6L	A4L
	69	68	1			I	1	1		38	37
08	I/O13L	I/O12L								АзL	A2L
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc						BUSYL	Aol	ĪNTL
	75	70	74		IDT7V025 G84-3					31	36
06	I/Oor	GND	GND		8	GND	M/S	A1L			
	76	77	78	TOP VIEW ⁽³⁾							30
05	I/O1r	I/O2R	Vcc						AOR	INTR	BUSY
	79	80							L	26	27
04	I/O3r	I/O4R								A2R	A1R
	81	83	-		7	11	12	1		23	25
03	I/O5r	I/O7R			GND	GND	SEMR			A5R	Азr
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	UBR	A11R	A8R	A6R	A4R
	84	3	4	6	9	15	13	16	18	19	21
01	I/O8R	I/O11R	I/O12R	I/O14R	ŌĒr	LBR	CER	A12R	A10R	A9R	A7R
/	A	В	С	D	E	F	G	н	J	ĸ	L

NOTES:

All Vcc pins must be connected to power supply.
 All GND pins must be connected to ground supply.
 This text does not indicate orientation of the actual part- marking.

PIN NAMES

ER R/WR DER	Chip Enable Read/Write Enable			
DER	Output Enable			
	Output Enable			
0R – A12R	Address			
/O0R – I/O15R	Data Input/Output			
SEM _R	Semaphore Enable			
JBR	Upper Byte Select			
Br	Lower Byte Select			
NTR	Interrupt Flag			
BUSYR	Busy Flag			
	Master or Slave Select			
	Power			
	Ground			
	Oor – I/O15r EMr IBr Br Tr			

2944 tbl 02

TRUTH TABLE I – NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts ⁽¹⁾			Out	puts	
CE	R/W	ŌĒ	ŪB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	Х	Х	Х	Х	Н	High-Z	High-Z	Deselected: Power Down
Х	Х	Х	Н	Н	н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. AOL — A12L \neq AOR — A12R.

TRUTH TABLE II – SEMAPHORE READ/WRITE CONTROL

		Inp	uts			Outp	Outputs	
CE	R/₩	ŌĒ	ŪB	LB	SEM	I/O 8-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	Г	Η	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	Ł	Х	Х	Х	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
Х	ſ	Х	Н	Н	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
L	Х	Х	L	Х	L		_	Not Allowed
L	Х	Х	Х	L	L	_	_	Not Allowed

NOTE:

2944 tbl 03 1. There are eight semaphore flags written to via I/O0 and read from all of the I/O's (I/O0 - I/O15). These eight semaphores are addressed by A0 - A2.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Rating	Commercial	Unit
Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Operating Temperature	0 to +70	°C
Temperature Under Bias	-55 to +125	°C
Storage Temperature	-55 to +125	°C
DC Output Current	50	mA
	Terminal Voltage with Respect to GND Operating Temperature Under Bias Storage Temperature DC Output	Terminal Voltage with Respect to GND-0.5 to +4.6Operating Temperature0 to +70Temperature Under Bias-55 to +125Storage Temperature-55 to +125DC Output50

NOTES:

2944 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20 mA for the period over VTERM > Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	$3.3 \text{V} \pm 0.3$
			2944 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
Vін	Input High Voltage	2.0	_	Vcc+0.3	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	V

NOTES:

1. VIL \geq -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE⁽¹⁾

$(TA = +25^{\circ}C, f = 1.0MHz)TQFP ONLY$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

1. This parameter is determined by device characterization but is not production tested.

2. 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

2944 tbl 07

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE** (Vcc = $3.3V \pm 0.3V$)

	IDT70V25S)V25S	IDT70			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
L	Input Leakage Current ⁽¹⁾	VCC = 3.6V, VIN = 0V to VCC	—	10	—	5	μΑ
llo	Output Leakage Current	$\overline{CE} = VIH$, VOUT = 0V to VCC	—	10	_	5	μΑ
Vol	Output Low Voltage	IOL = 4mA	_	0.4		0.4	V
Vон	Output High Voltage	Юн = -4mA	2.4	_	2.4	_	V
NOTE:							2944 tbl 08

1. At Vcc \leq 2.0V input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**⁽¹⁾ (Vcc = $3.3V \pm 0.3V$)

		Test		70V25	5X25	70V2	5X35	70V2	5X55	
Symbol	Parameter	Test Condition	Version	Typ. ⁽²⁾	Max.	Тур. ⁽²⁾	Max.	Тур. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	$\label{eq:cell} \begin{split} \overline{CE} &= \text{VIL, Outputs Open} \\ \overline{SEM} &= \text{VIH} \\ \text{f} &= \text{fMAX}^{(3)} \end{split}$	COM'L. S L	80 80	170 120	70 70	115 100	70 70	115 100	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{\underline{CER}} = \overline{\underline{CEL}} = VIH$ $\overline{\underline{SEMR}} = \overline{\underline{SEML}} = VIH$ $f = f_{MAX}^{(3)}$	COM'L. S L	12 10	25 20	10 8	25 20	10 8	25 20	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	$ \overline{CEL} \text{ or } \overline{CER} = \text{VIH}^{(5)} $ Active Port Outputs Open $ f = f_{MAX}^{(3)} $ $ \overline{SEMR} = \overline{SEML} = \text{VIH} $	COM'L. S L	40 40	82 72	35 35	72 62	35 35	72 62	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	$\begin{array}{l} \hline Both \ Ports \ \overline{CE}L \ and \\ \hline \overline{CE}R \geq Vcc \ - \ 0.2V \\ \hline VIN \geq Vcc \ - \ 0.2V \ or \\ \hline VIN \leq 0.2V, \ f = 0^{(4)} \\ \hline \overline{SEM}R = \ \overline{SEM}L \geq Vcc \ - \ 0.2V \end{array}$	COM'L. S L	1.0 0.2	5 2.5	1.0 0.2	5 2.5	1.0 0.2	5 2.5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	$\label{eq:constraint} \begin{split} & \underbrace{\text{One Port}\;\overline{\text{CE}}\text{L}\;\text{or}}{\overline{\text{CE}}\text{R} \geq \text{Vcc} - 0.2\text{V}^{(5)}} \\ & \overline{\text{SEM}}\text{R} = \overline{\text{SEM}}\text{L} \geq \text{Vcc} - 0.2\text{V} \\ & \text{Vin} \geq \text{Vcc} - 0.2\text{V}\;\text{or} \\ & \text{Vin} \leq 0.2\text{V} \\ & \text{Active Port Outputs Open,} \\ & f = f\text{MAX}^{(3)} \end{split}$	COM'L. S L	50 50	81 71	45 45	71 61	45 45	71 61	mA

NOTES:

1. "X" in part numbers indicates power rating (S or L).

2. Vcc = 5V, TA = +25°C, and are not production tested. lcc dc = 70mA (typ.)


3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ trc, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2






Figure 1. AC Output Load

Figure 2. Output Test Load (For tLz, tHz, twz, tow) Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**⁽⁴⁾

		IDT70V	25X25	IDT70V25X35		IDT70V25X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	25	—	35	—	55	—	ns
tAA	Address Access Time	_	25	—	35	—	55	ns
tACE	Chip Enable Access Time ⁽³⁾	_	25	—	35	—	55	ns
tabe	Byte Enable Access Time ⁽³⁾	_	25	—	35	—	55	ns
taoe	Output Enable Access Time	—	15	—	20	—	30	ns
tон	Output Hold from Address Change	3	—	3	—	3	_	ns
t∟z	Output Low-Z Time ^(1, 2)	3	—	3	_	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	_	15	—	20	—	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	_	25	—	55	_	50	ns
tSOP	Semaphore Flag Update Pulse (OE or SEM)	15	—	15	_	15	_	ns
tSAA	Semaphore Address Access Time	—	35	—	45	—	65	ns

2944 tbl 11

NOTES:


Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested. 1.

2.


3. To access RAM, CE = VIL, UB or LB = VIL, and SEM = VIH. To access semephore, CE = VIH or UB & LB = VIH, and SEM = VIL.

4. "X" in part numbers indicates power rating (S or L).

TIMING OF POWER-UP POWER-DOWN



WAVEFORM OF READ CYCLES⁽⁵⁾



NOTES:

- 1. Timing depends on which signal is asserted last, OE, CE, LB, or UB.
- 2. Timing depends on which signal is de-asserted first, \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
- 3. tBDD delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.

5. $\overline{\text{SEM}} = \text{VIH}.$

AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE**⁽⁵⁾

		IDT70	V25X25	IDT70\	/25X35	IDT70V25X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	25		35	—	55	—	ns
tew	Chip Enable to End-of-Write ⁽³⁾	20		30	_	45	—	ns
tAW	Address Valid to End-of-Write	20	_	30	_	45	_	ns
tAS	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns
tWP	Write Pulse Width	20		25	—	40	—	ns
twr	Write Recovery Time	0		0	—	0	—	ns
tDW	Data Valid to End-of-Write	15		20		30		ns
tHZ	Output High-Z Time ^(1, 2)		15	_	20	_	25	ns
tDH	Data Hold Time ⁽⁴⁾	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)	_	15	_	20	_	25	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0	_	0	_	ns
tSWRD	SEM Flag Write to Read Time	5		5	_	5	_	ns
tSPS	SEM Flag Contention Window	5		5	_	5	_	ns
OTES:	•	•					-	2944 tbl 1

1. Transition is measured ±500mV from Low or High-impedance voltage with the Output Test Load (Figure 2).


This parameter is guaranteed by device characterization, but is not production tested. 2.

To access RAM, CE = VIL, UB or LB = VIL, SEM = VIH. To access semaphore, CE = VIH or UB & LB = VIH, and SEM = VIL. Either condition must be 3. valid for the entire tEW time.


The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary 4. over voltage and temperature, the actual tDH will always be smaller than the actual tow.

"X" in part numbers indicates power rating (S or L). 5.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING^(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING^(1,5)



- 1. R/W or \overline{CE} or \overline{UB} & \overline{LB} must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a Low UB or LB and a Low CE and a Low R/W for memory array writing cycle.
- 3. two is measured from the earlier of \overline{CE} or $\overline{R/W}$ (or \overline{SEM} or $\overline{R/W}$) going High to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} , R/ \overline{W} , or byte control.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with Output Test Load (Figure 2).
- If OE is Low during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is High during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, \overrightarrow{CE} = VIL, \overrightarrow{UB} or \overrightarrow{LB} = VIL, and \overrightarrow{SEM} = VIH. To access Semaphore, \overrightarrow{CE} = VIH or \overrightarrow{UB} & \overrightarrow{LB} = VIL, and \overrightarrow{SEM} = VIL. tew must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




NOTES:

1. $\overline{CE} = VIH \text{ or } \overline{UB} \& \overline{LB} = VIH \text{ for the duration of the above timing (both write and read cycle).}$

2. "DATAOUT VALID" represents all I/O's (I/O0-I/O15) equal to the semaphore value.

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



- 1. DOR = DOL = VIL, $\overline{CE}R = \overline{CE}L = VIH$, or both $\overline{UB} \& \overline{LB} = VIH$.
- 2. All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 3. This parameter is measured from R/W"A" or SEM"A" going High to R/W"B" or SEM"B" going High.
- 4. If tsps is not satisfied, there is no guarantee which side will be granted the semaphore flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		IDT70	V25X25	IDT70	V25X35	IDT70V25X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMI	NG (M/S̄ = Vi∺)							
tBAA	BUSY Access Time from Address Match	_	25	—	35	—	45	ns
tBDA	BUSY Disable Time from Address Not Matched	_	25	_	35	—	45	ns
tBAC	BUSY Access Time from Chip Low	_	25		35	—	45	ns
tBDC	BUSY Disable Time from Chip High	_	25	_	35	—	45	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	35		35	_	45	ns
twн	Write Hold After BUSY ⁽⁵⁾	20	_	25	_	25	_	ns
BUSY TIMI	NG (M/S̄ = VI∟)					•	•	
twв	BUSY Input to Write ⁽⁴⁾	0	—	0	_	0	_	ns
twн	Write Hold After BUSY ⁽⁵⁾	20	—	25	_	25	_	ns
PORT-TO-F	PORT DELAY TIMING							
twdd	Write Pulse to Data Delay ⁽¹⁾	_	55		60	_	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	50		55	—	75	ns
IOTES:		•	•				2	944 tbl 14

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF WRITE PORT-TO-PORT READ AND BUSY $(M/\overline{S} = VIH)$ ".

2. To ensure that the earlier of the two ports wins.


3. tBDD is a calculated parameter and is the greater of 0, twDD - twp (actual), or tDDD - tDw (actual).

4. To ensure that the write cycle is inhibited during contention.

5. To ensure that a write cycle is completed after contention.

6. "X" is part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE PORT-TO-PORT READ AND $\overline{\text{BUSY}}$ (M/ $\overline{\text{S}}$ = V_{IH})^(2,4,5)



NOTES:

1. To ensure that the earlier of the two ports wins. tAPS is ignored for $M/\overline{S} = VIL$ (slave).

2. $\overline{CE}L = \overline{CE}R = VIL$.


3. $\overline{OE} = V_{IL}$ for the reading port.

5. All timing is the same for both left and right ports. Port "A" may be either the left or right Port. Port "B" is the port opposite from port "A".

2944 drw 12

^{4.} If M/S = VIL (slave), BUSY is an input. Then for this example BUSY "A" = VIH and BUSY "B" input is shown above.


TIMING WAVEFORM OF WRITE WITH BUSY




NOTES:

- 1. twn must be met for both $\overline{\text{BUSY}}$ input (slave) output master.
- 2. Busy is asserted on port "B" Blocking R/W"B", until BUSY"B" goes High.
- 3. twb is only for the slave version.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING (M/ \overline{S} = ViH)⁽¹⁾



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING $(M/\overline{S} = Vih)^{(1)}$




- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tAPs is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**⁽¹⁾

		IDT70V25X25		IDT70V25X35		IDT70V25X55			
Symbol	Parameter	Min.	Max.	Min. Max.		Min.	Max.	Unit	
INTERRUP	INTERRUPT TIMING								
tAS	Address Set-up Time	0	—	0	—	0	—	ns	
twr	Write Recovery Time	0	—	0	—	0	—	ns	
tins	Interrupt Set Time		25	—	30	_	40	ns	
tinr	Interrupt Reset Time	—	30	—	35	_	45	ns	
NOTE:		•						2944 tbl 15	

1. "X" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".

2. See Interrupt Flag truth table.

3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last. 4. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is de-asserted first.

TRUTH TABLES

TRUTH TABLE III — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					
R/₩L	CEL	OEL	A12L-A0L	ĪNT∟	R/WR	CER	OE R	A12R-A0R	INT R	Function
L	L	Х	1FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	1FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	1FFE	Х	Set Left INTL Flag
Х	L	L	1FFE	H ⁽²⁾	Х	Х	Х	X	Х	Reset Left INT∟ Flag

NOTES:

1. Assumes $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = \text{VIH}.$

2. If $\overline{\text{BUSY}}_{L} = \text{VIL}$, then no change.

3. If $\overline{\text{BUSYR}} = \text{VIL}$, then no change.

TRUTH TABLE IV — ADDRESS BUSY ARBITRATION

	Inp	outs	Out	puts	
	CER	A0L-A12L A0R-A12R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2944 tbl 17

1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70V25 are push pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.

 L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.

3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE V — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE^(1,2)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V25.

2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O15). These eight semaphores are addressed by Ao - A2.

FUNCTIONAL DESCRIPTION

The IDT70V25 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V25 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} High). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 1FFE (HEX), where a write is defined as the $\overline{CER} = R/\overline{WR} = V_{IL}$ per the Truth Table. The left port clears the interrupt by an address location 1FFE access when $\overline{CEL} = \overline{OEL} = V_{IL}$, R/\overline{WL} is a "don't care". Likewise, the right port interrupt flag (INTR) is set when the left port writes to

memory location 1FFF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory location 1FFF. The message (16 bits) at 1FFE or 1FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V25 RAMs.

applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V25 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V25 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V25 RAM the busy pin is an output if the part is used as a master (M/ \overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/ \overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V25 is an extremely fast Dual-Port 8K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of. a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and $\overline{\text{SEM}}$ are both high.

Systems which can best use the IDT70V25 contain multiple processors or controllers and are typically very highspeed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V25's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V25 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V25 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in guestion. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must

be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V25's Dual-Port RAM. Say the 8K x 16 RAM was to be divided into two 4K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Mean-while the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V25 Semaphore Logic

ORDERING INFORMATION



2944 drw 20