

# **CMOS StaticRAM** 16K (4K x 4-BIT) CACHE-TAG RAM

## FEATURES:

- High-speed Address to MATCH Valid time
  - Military: 12/15/20/25ns
- Commercial: 10/12/15/20/25ns (max.)
- High-speed Address Access time
  - Military: 12/15/20/25ns
  - Commercial: 10/12/15/20/25ns (max.)
- Low-power consumption
  - IDT6178S
  - Active: 300mW (typ.)
- Produced with advanced CMOS high-performance technology
- Input and output TTL-compatible
- Standard 22-pin Plastic or Ceramic DIP, 24-pin SOJ
- Military product 100% compliant to MIL-STD-883, Class B

## **DESCRIPTION:**

The IDT6178 is a high-speed cache address comparator sub-system consisting of a 16,384-bit StaticRAM organized as 4K x 4. Cycle Time and Address to MATCH Valid are equal. The IDT6178 features an onboard 4-bit comparator that compares RAM contents and current input data. The result is an active HIGH on the MATCH pin. The MATCH pins of several IDT6178s can be handed together to provide enabling or acknowledging signals to the data cache or processor.

The IDT6178 is fabricated using IDT's high-performance, high-reliability CMOS technology. Address to MATCH and Data to MATCH times are as fast as 10ns.

All inputs and outputs of the IDT6178 are TTL-compatible and the device operates from a single 5V supply.

The IDT6178 is packaged in either a 22-pin, 300-mil Plastic or Ceramic DIP package or 24-pin SOJ. Military grade product is manufactured in compliance with latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.





24

Vcc



TOP VIEW

### **PIN DESCRIPTIONS**

A0–A11	Address Inputs
I/O0–I/O3	Data Input/Output
МАТСН	Match
WE	Write Enable
ŌĒ	Output Enable
CLR	Clear
Vcc	Power
GND	Ground

2953 tbl 01

## **RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	$5.0V\pm10\%$
Military	–55°C to +125°C	0V	$5.0V\pm10\%$

2953 tbl 02

# TRUTH TABLES<sup>(1)</sup>

WE	ŌĒ	CLR	MATCH	Mode			
Н	Н	Н	Valid <sup>(2)</sup>	Match Cycle			
L	Х	Н	Invalid Write Cycle				
Н	L	Н	Invalid	Read Cycle			
Х	Х	L	Invalid	Clear Cycle			
NOTE:				2953 tbl 03			

NOTE:

1. H = VIH, L = VIL, X = Don't care.

2. Valid Match = VOH, Valid Non-Match = VOL.

2 A1 23 A11 A2 [ 3 22 A10 A3 4 21 A9 A4 [ 5 20 A8 A5 6 19 NC S024-4 7 NC CLR 18 8 A6 I/O3 17 9 A7 16 I/O2 **OE** 10 15 I/O1 WE [ 11 14 ] **I/O**0 12 GND MATCH 13 SOJ

2953 drw 03

**TOP VIEW** 

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

A0

1

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +7.0	V
ТА	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
TSTG	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W
Ιουτ	DC Output Current	50	mA
		2	953 tbl 04

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Viн	Input High Voltage	2.2(2)	-	6.0	V
VIL	Input Low Voltage	-0.5(1)	-	0.8	V

#### NOTES:

1.  $V_{IL} = -3.0V$  for pulse width less than 20ns, once per cycle. 2. VIH = 2.5V for clear pin.

### CAPACITANCE (TA = 25°C, f = 1MHz)

Symbol	Parameter	Condition	Max	Units
CIN	Input Capacitance	VIN = 0V	8	pF
Ci/O	I/O Capacitance	Vout = 0V	8	pF
NOTE:				2953 tbl 06

1. This parameter is determined by device characterization, but is not production tested.

## **DC ELECTRICAL CHARACTERISTICS** (Vcc = $5.0V \pm 10\%$ , All Temperature Ranges)

			61	78S	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
Lu	Input Leakage Current	Vcc = 5.5V, $VIN = 0V$ to $Vcc$	—	10	μA
Ilo	Output Leakage Current	$\overline{OE} = VIH, VOUT = 0V to VCC$	—	10	μΑ
Vol	Output Low Voltage	$IOL = 8mA (I/O_0 - I/O_3)$	—	0.4	V
		IOL = 10mA (I/O0 – I/O3)	—	0.5	V
		IOL = 16mA (Match)	—	0.4	V
		IOL = 20mA (Match)	—	0.5	V
Vон	Output High Voltage	$IOH = -4mA (I/O_0 - I/O_3)$	2.4	—	V
		IOH = -8mA (Match)	2.4	_	V

## **DC ELECTRICAL CHARACTERISTICS** (Vcc = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter		6178S10 Max.	6178S12 <sup>(1)</sup> Max.	6178S15 <sup>(1)</sup> Max.	6178S20/25 Max.	Unit
ICC1	Operating Power Supply Current Outputs Open, Vcc = Max., $f = 0^{(2)}$	COM'L. MIL.	90 —	90 110	90 110	90 110	mA mA
ICC2	Dynamic Operating Current	COM'L.	180	160	140	140	mA
	Outputs Open, VCC = Max., $f = f_{MAX}^{(2)}$	MIL.	—	180	160	160	mA

NOTES:

1. Military values are preliminary only.

2. fMAX = 1/tRC, only address inputs are cycling at fMAX. f = 0 means no address inputs change.

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 2 and 3
AC Test Load for Match Cycle	See Figure 1

2953 tbl 09



#### Figure 1. AC Test Load for MATCH



Figure 2. AC Test Load



Figure 3. AC Test Load (for toLz, toHz, twHz, tow)

\* Including scope and jig.

2953 tbl 07

## **CYCLE DESCRIPTION**

**Match Cycle:** A match cycle occurs when all control signals  $(\overline{OE}, \overline{WE}, \overline{CLR})$  are HIGH. At that time, data supplied to the RAM on the I/O pins is compared with the data stored at the specified address. The totem-pole match output is HIGH when there is a match at all data bits, and drives LOW if there is not a match.

**Write Cycle:** The write cycle is conventional, occuring when  $\overline{\text{WE}}$  is LOW and  $\overline{\text{CLR}}$  is HIGH.  $\overline{\text{OE}}$  may be either HIGH or LOW, since it is overridden by  $\overline{\text{WE}}$ . The state of the Match pin is not guaranteed, but in the current implementation it continues to reflect the output of the comparator. The Match pin goes HIGH during write cycles since the data at the specified address is the same as the data (being written) at the I/Os of the RAM.

**Read Cycle:** When  $\overline{\text{WE}}$  and  $\overline{\text{CLR}}$  are HIGH and  $\overline{\text{OE}}$  is LOW, the RAM is in a read cycle. The state of the Match pin is not guaranteed, but in the current implementation it continues to reflect the output of the comparator. The Match pin goes HIGH during read cycles since the data at the specified address is the same as the data (being read) at the I/Os of the RAM.

**Clear Cycle:** When  $\overline{\text{CLR}}$  is asserted, every bit in the RAM is cleared to zero. If  $\overline{\text{OE}}$  is LOW during a clear cycle, the RAM I/Os will be driven. However, this data is not necessarily zeros, even after a considerable time. The Match pin is enabled, but its state is not predicable.

		6178	S10 <sup>(1)</sup>	617	8S12	617	8S15	617	8S20	6178	8S25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Match Cycle												
tadm	Address to Match Valid	—	10	—	12	—	15	—	20	—	25	ns
tDAM	Data Input to Match Valid	_	8	_	11	_	13	_	15	—	15	ns
tмно	Match Valid Hold from $\overline{OE}$	0	—	0	—	0		0		0	—	ns
tOEM	OE HIGH to Match Valid	_	10	_	12	—	15	_	20	—	20	ns
tмнw	Match Valid Hold from $\overline{WE}$	0	—	0	-	0		0		0	—	ns
tWEM	WE HIGH to Match Valid	_	10	_	12	—	15	_	20	—	20	ns
<b>t</b> MHCLR	Match Valid Hold from CLR	0	_	0	_	0		0		0	—	ns
tмна	Match Valid Hold from Address	3	_	3	_	3	_	3	_	3	_	ns
tмнр	Match Valid Hold from Data	3	_	3	_	3	_	3	_	3		ns

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

NOTE:

1. 0°C to +70°C temperature range only.

## TIMING WAVEFORM OF MATCH CYCLE<sup>(1)</sup>



#### NOTE:

1. It is not recommended to let address and data input pins float while MATCH pin is active.

## AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		6178	S10 <sup>(1)</sup>	6178	3S12	6178	S15	61785	<b>320/25</b>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle										
tRC	Read Cycle Time	10	—	12	—	15	—	20/25	—	ns
tAA	Address Access Time	_	10	—	12	—	15	—	20/25	ns
tOE	Output Enable Access Time	_	7	—	8	—	10	—	15	ns
tон	Output Hold from Address Change	3	—	3	—	3	—	3		ns
tolz <sup>(2)</sup>	Output Enable to Output in Low-Z Time	2	_	2	_	2	_	2		ns
tonz <sup>(2)</sup>	Output Disable to Output in High-Z Time	-	6	_	7	_	9		12	ns

#### NOTES:

1.  $0^{\circ}C$  to +70°C temperature range only.

2. This parameter guaranteed with AC load (Figure 3) by device characterization, but is not production tested.

# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2)</sup>



1.  $\overline{\text{WE}}$  is HIGH for Read Cycle.

2. Output enable is continuously active, OE is LOW.

3. Transition is measured ±200V from steady state.

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		6178	S10 <sup>(1)</sup>	6178	3S12	6178	S15	6178S	20/25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycl										
twc	Write Cycle Time	10		12	_	15	_	20		ns
tAW	Address Valid to End-of-Write	8	_	10	—	12	_	14	_	ns
tAS	Address Set-up Time	0	_	0	—	0	_	0	_	ns
tWP	Write Pulse Width	8	_	10	—	12	_	14	_	ns
twr	Write Recovery Time	0	_	0	—	0	_	0	_	ns
tDW	Data Valid to End-of-Write	6	_	8	—	10	_	12	_	ns
tDH	Data Hold from Write Time	0		0	_	0	_	0		ns
tWHZ <sup>(2)</sup>	Write Enable to Output in High-Z	_	5		6	—	7	_	9	ns
tow <sup>(2)</sup>	Output Active from End-of-Write	0	—	0	—	0	—	0	—	ns

#### NOTES:

2953 tbl 12

1. 0°C to +70°C temperature range only.

2. This parameter guaranteed with AC load (Figure 3) by device characterization, but is not production tested.

## TIMING WAVEFORM OF WRITE CYCLE<sup>(1,3)</sup>



#### NOTES:

- 1.  $\overline{\text{WE}}$  must be HIGH during all address transitions.
- 2. During this period, I/O pins are in the output state and the input signals must not be applied.
- 3. OE is HIGH. If OE is LOW during a WE controlled write cycle, the write pulse width must be the greater of twp or (twHz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse is the specified twp.
- 4. Transition is measured  $\pm 200 \text{mV}$  from steady state.

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		6178S10 <sup>(1)</sup>		6178S12		6178S15		6178S20/25		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Clear Cycle										
tCLPW <sup>(2)</sup>	CLR Pulse Width	12	—	15	—	20	—	25	—	ns
tCLRC	CLR HIGH to WE LOW	5	—	5	—	5	_	5	—	ns
tPOCL <sup>(3)</sup>	Power on Reset	50	-	60	_	80	_	100	—	ns
tWECL	WE HIGH to Clear HIGH	5	—	5	—	5		5	—	ns

#### NOTES:

1.  $0^{\circ}$ C to +70°C temperature range only.

2. Recommended duty cycle of 10% maximum.

3. This parameter guaranteed with AC load (Figure 3) by device characterization, but is not production tested.



## POWER ON RESET TIMING



## **ORDERING INFORMATION**

