

CMOS STATIC RAM 64K (8K x 8-BIT)

IDT7164S IDT7164L

FEATURES:

- · High-speed address/chip select access time
 - Military: 20/25/30/35/45/55/70/85ns (max.)
 - Commercial: 15/20/25/35/70ns (max.)
- Low power consumption
- Battery backup operation 2V data retention voltage (L Version only)
- Produced with advanced CMOS high-performance technology
- · Inputs and outputs directly TTL-compatible
- Three-state outputs
- · Available in:
 - 28-pin DIP and SOJ
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT7164 is a 65,536 bit high-speed static RAM organized as 8K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

Address access times as fast as 15ns are available and the circuit offers a reduced power standby mode. When $\overline{CS}1$ goes HIGH or CS2 goes LOW, the circuit will automatically go to, and remain in, a low-power stand by mode. The low-power (L) version also offers a battery backup data retention capability at power supply levels as low as 2V.

All inputs and outputs of the IDT7164 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.


The IDT7164 is packaged in a 28-pin 300 mil DIP and SOJ; and 28-pin 600 mil DIP.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS



PIN DESCRIPTIONS

Name	Description
A0-A12	Address
I/O0–I/O7	Data Input/Output
CS ₁	Chip Select
CS2	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
VCC	Power

2967 tbl 01

TRUTH TABLE(1,2,3)

WE	CS ₁	CS2	E	1/0	Function
Χ	Н	Х	Χ	High-Z	Deselected – Standby (ISB)
Χ	Χ	L	Χ	High-Z	Deselected – Standby (ISB)
Χ	VHC	VHC or	Х	High-Z	Deselected -Standby (ISB1)
		VLC			
Χ	Х	VLC	Χ	High-Z	Deselected –Standby (ISB1)
Н	L	Н	Н	High-Z	Output Disabled
Н	L	Н	L	Dataоuт	Read Data
L	L	I	Х	Datain	Write Data

2967 tbl 02

- 1. CS_2 will power-down \overline{CS}_1 , but \overline{CS}_1 will not power-down CS_2 .
- 2. H = VIH, L = VIL, X = don't care.
- 3. VLC = 0.2V, VHC = VCC 0.2V

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	VCC		
Military	−55°C to +125°C	0V	5V ± 10%		
Commercial	0°C to +70°C	0V	5V ± 10%		
			2007 #1 04		

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
ТА	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VCC + 0.5V.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	V
VIH	Input HIGH Voltage	2.2	_	Vcc + 0.5	V
VIL	Input LOW Voltage	$-0.5^{(1)}$	_	0.8	V

1. V_{IL} (min.) = -1.5V for pulse width less than 10ns, once per cycle.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN Input Capacitance		VIN = 0V	8	pF
CI/O	I/O Capacitance	VOUT = 0V	8	pF

NOTE:

2967 tbl 06

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			7164S15 7164L15		7164S20 7164L20		7164S25 7164L25		7164S30 7164L30		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current, $\overline{CS}_1 = VIL$, $CS_2 = VIH$, Outputs Open, $VCC = Max.$, $f = 0^{(3)}$	S	110	_	100	110	90	110	_	100	mA
		L	100	_	90	100	80	100	_	90	
ICC2	Dynamic Operating Current $\overline{CS}_1 = VIL, CS_2 = VIH,$ Outputs Open, VCC = Max., f = fMAX ⁽³⁾	S	180	_	170	180	170	180	_	170	mA
		L	150		150	160	150	160	_	150	
ISB	Standby Power Supply Current (TTL Level), CS₁ ≥ VIH or CS₂ ≤ VIL	S	20	_	20	20	20	20	_	20	mA
	VCC = Max., Outputs Open, $f = fMAX^{(3)}$	L	3	_	3	5	3	5	_	5	
ISB1		S	15	_	15	20	15	20	_	20	mA
1. CS 1 ≥ VH	(CMOS Level), $f = 0^{(3)}$, VCC = Max. 1. $\overline{CS}1 \ge VHC$ and $CS_2 \ge VHC$, or 2. $CS_2 \le VLC$	L	0.2	_	0.2	1	0.2	1	_	1	

DC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Continued)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			7164S35 7164S45 7164L35 7164L45		7164 7164	S55 L55	7164S70 ⁽²⁾ /85 ⁽⁴⁾ 7164L70 ⁽²⁾ /85 ⁽⁴⁾				
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current, $\overline{CS}_1 = VIL$, $CS_2 = VIH$, Outputs Open, $Vcc = Max.$, $f = 0^{(3)}$	S	90	100	_	100	_	100	90	100	mA
		L	80	90	_	90	_	90	80	90	
ICC2	Dynamic Operating Current CS1 = VIL, CS2 = VIH, Outputs Open, Vcc = Max., f = fMAX ⁽³⁾	S	150	160	_	160	_	160	150	160	mA
		L	130	140	_	130	_	125	130	120	
ISB	Standby Power Supply Current (TTL Level), CS1 ≥ VIH, or CS2 ≤ VIL	S	20	20	_	20	_	20	20	20	mA
	Vcc = Max., Outputs Open, f = fMax ⁽³⁾	L	3	5	_	5	_	5	3	5	
ISB1	Full Standby Power Supply Current (CMOS Level), f = 0 ⁽³⁾ , Vcc = Max.	S	15	20	_	20	_	20	15	20	mA
	1. $\overline{CS}_1 \ge V_{HC}$ and $\overline{CS}_2 \ge V_{HC}$, or 2. $\overline{CS}_2 \le V_{LC}$	L	0.2	1	_	1	_	1	0.2	1	

NOTES:

2967 tbl 07

- 1. All values are maximum guaranteed values.
- 2. 70 ns available in both military and commercial devices.
- 3. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.
- 4. Also available: 100ns military devices.

6.1 3

^{1.} This parameter is determined by device characterization, but is not production tested.

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%)$

				IDT7164S		IDT71		
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.		10 5	_	5 2	μА
ILO	Output Leakage Current	Vcc = Max., $\overline{CS}1$ = VIH, Vout = GND to Vcc	MIL. COM'L.		10 5	_	5 2	μА
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.			0.4	_	0.4	V
		IoL = 10mA, Vcc = Min.			0.5	_	0.5	
Vон	Output High Voltage	IOH = -4mA, VCC = Min.		2.4	_	2.4	_	V

2967 tbl 08

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)

					Typ. ⁽¹⁾ Vcc @		M Vc		
Symbol	Parameter	Test Condition		Min.	2.0v	3.0V	2.0V	3.0V	Unit
Vdr	Vcc for Data Retention	_	_		_	_	_	_	V
ICCDR	Data Retention Current		MIL. COM'L.	_	10 10	15 15	200 60	300 90	μА
tCDR ⁽³⁾	Chip Deselect to Data Retention Time		1. CS 1 ≥ VHC CS2 ≥ VHC, or		_	_	_	_	ns
tR ⁽³⁾	Operation Recovery Time	2. CS2 ≤ VLC		trc ⁽²⁾	_	_	_	_	ns
ILI ⁽³⁾	Input Leakage Current				_	_	2	2	μΑ

NOTES:1. TA = +25°C.

2967 tbl 09

- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2967 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for tCLZ1, tCLZ2, tOLZ, tCHZ1, tCHZ2, tOHZ, tOHZ, tOHZ, and tWHZ)

*Includes scope and jig capacitances

6.1 4

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71648 71641	S15 ⁽¹⁾ -15 ⁽¹⁾	7164 7164		7164 7164		7164 7164	IS30 ⁽²⁾ IL30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	vcle	•	•	•	•		•	•	•	•
trc	Read Cycle Time	15	_	20	_	25	_	30	_	ns
tAA	Address Access Time	_	15	_	19	_	25	_	29	ns
tACS1 ⁽³⁾	Chip Select-1 Access Tim	_	15	_	20	_	25	_	30	ns
tACS2 ⁽³⁾	Chip Select-2 Access Time	_	20	_	25	_	30	_	35	ns
tCLZ1,2 ⁽⁴⁾	Chip Select-1, 2 to Output in Low-Z	5	_	5	_	5	_	5	_	ns
toE	Output Enable to Output Valid	_	7	_	8	_	12	_	15	ns
tolz ⁽⁴⁾	Output Enable to Output in Low-Z	0	_	0	_	0	_	0	_	ns
tCHZ1,2 ⁽⁴⁾	Chip Select-1, 2 to Output in High-Z	_	8	_	9	_	13	_	13	ns
tohz ⁽⁴⁾	Output Disable to Output in High-Z		7	_	8	_	10	_	12	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	ns
tPU ⁽⁴⁾	Chip Select to Power Up Time	0	_	0	_	0	_	0	_	ns
tPD ⁽⁴⁾	Chip Deselect to Power Down Time	_	15	_	20	_	25	_	30	ns
Write Cy	/cle									
twc	Write Cycle Time	15	_	20	_	25	_	30	_	ns
tCW1, 2	Chip Select to End-of-Write	14	_	15	_	18	_	22	_	ns
taw	Address Valid to End-of-Write	14	_	15	_	18	_	22	_	ns
tas	Address Set-up Time	0		0	_	0	_	0	_	ns
twp	Write Pulse Width	14	_	15		21	_	23	_	ns
twR1	Write Recovery Time (CS1, WE)	0	_	0	_	0	_	0	_	ns
tWR2	Write Recovery Time (CS2)	5	_	5	_	5	_	5	_	ns
twHZ ⁽⁴⁾	Write Enable to Output in High-Z	_	6	_	8	_	10	_	12	ns
tow	Data to Write Time Overlap	8	_	10		13	_	13	_	ns
tDH1	Data Hold from Write Time (CS1, WE)	0		0		0		0	_	ns
tDH2	Data Hold from Write Time (CS ₂)	5		5		5		5	_	ns
tow ⁽⁴⁾	Output Active from End-of-Write	4		4	_	4	_	4	_	ns

NOTES:

2967 tbl 11

- 0° to +70°C temperature range only.
 -55°C to +125°C temperature range only. Also available: 100ns military devices.
- Both chip selects must be active for the device to be selected.
 This parameter is guaranteed by device characterization, but is not production tested.


AC ELECTRICAL CHARACTERISTICS (Continued) (Vcc = 5.0V ± 10%, All Temperature Ranges)

		7164S35 7164L35		7164S45 ⁽²⁾ 7164L45 ⁽²⁾		7164S55 ⁽²⁾ 7164L55 ⁽²⁾		7164S70/85 ⁽²⁾ 7164L70/85 ⁽²⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time	35	_	45	_	55	_	70/85	_	ns
tAA	Address Access Time	_	35	_	45	_	55	_	70/85	ns
tACS1 ⁽³⁾	Chip Select-1 Access Time	_	35	_	45		55	_	70/85	ns
tACS2 ⁽³⁾	Chip Select-2 Access Time	_	40	_	45	_	55	_	70/85	ns
tCLZ1,2 ⁽⁴⁾	Chip Select-1, 2 to Output in Low-Z	5	_	5	_	5	_	5	_	ns
toE	Output Enable to Output Valid	_	18	_	25	_	30	_	35/40	ns
tolz ⁽⁴⁾	Output Enable to Output in Low-Z	0	_	0	_	0	_	0	_	ns
tCHZ1,2 ⁽⁴⁾	Chip Select-1, 2 to Output in High-Z	_	15	_	20	_	25	_	30/35	ns
tohz ⁽⁴⁾	Output Disable to Output in High-Z	_	15	_	20	_	25	_	30/35	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	ns
tpu ⁽⁴⁾	Chip Select to Power Up Time	0	_	0	_	0	_	0	_	ns
tPD ⁽⁴⁾	Chip Deselect to Power Down Time	_	35	_	45	_	55	_	70/85	ns
Write Cy	cle	•	•					•	•	
twc	Write Cycle Time	35	_	45	_	55	_	70/85	_	ns
tCW1, 2	Chip Select to End-of-Write	25	_	33	_	50	_	60/75	_	ns
taw	Address Valid to End-of-Write	25	_	33	_	50	_	60/75	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	25	_	25	_	50	_	60/75	_	ns
twr1	Write Recovery Time (CS1, WE)	0	_	0	_	0	_	0	_	ns
tWR2	Write Recovery Time (CS2)	5	_	5	_	5	_	5	_	ns
twHZ ⁽⁴⁾	Write Enable to Output in High-Z	_	14	_	18	_	25	_	30/35	ns
tow	Data to Write Time Overlap	15	_	20	_	25	_	30/35	_	ns
tDH1	Data Hold from Write Time (CS1, WE)	0	_	0	_	0	_	0	_	ns
tDH2	Data Hold from Write Time (CS2)	5	_	5	_	5	_	5	_	ns
tow ⁽⁴⁾	Output Active from End-of-Write	4	_	4	_	4	_	4	_	ns


2967 tbl 11

- 0° to +70°C temperature range only.
 -55°C to +125°C temperature range only. Also available: 100ns military devices.
- 3. Both chip selects must be active for the device to be selected.
- 4. This parameter is guaranteed by device characterization, but is not production tested.


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected, $\overline{\text{CS}}_1$ is LOW, CS2 is HIGH.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}_1$ transition LOW and CS2 transition HIGH.
- 4. $\overline{\sf OE}$ is LOW.
- 5. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 6)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2)




NOTES:

- 1. $\overline{\text{WE}}$, $\overline{\text{CS}}_1$ or CS2 must be inactive during all address transitions.
- 2. A write occurs during the overlap of a \underline{LOW} \overline{WE} , a LOW \overline{CS}_1 and a HIGH CS2.
- 3. twn1, 2 is measured from the earlier of \overline{CS}_1 or \overline{WE} going HIGH or CS₂ going LOW to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS1 LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. $\overline{\text{OE}}$ is continuously HIGH. If $\overline{\text{OE}}$ is LOW during a $\overline{\text{WE}}$ controlled write cycle, the write pulse width must be the larger of twp or (twhz +tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\text{OE}}$ is HIGH during a $\overline{\text{WE}}$ controlled write cycle, this requirement does not apply and the minimum write pulse width is as short as the specified twp.
- 7. Transition is measured ±200mV from steady state.

6.1 8

LOW Vcc DATA RETENTION WAVEFORM



ORDERING INFORMATION

