CMOS STATIC RAM 64K (16K x 4-BIT)

IDT7188S IDT7188L

FEATURES:

- High-speed (equal access and cycle times)
 Military: 25/35/45/55/70/85ns (max.)
- Low power consumption
- Battery backup operation 2V data retention (L version only)
- Available in high-density industry standard 22-pin, 300 mil ceramic DIP
- Produced with advanced CMOS technology
- Inputs/outputs TTL-compatible
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7188 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology — CMOS. This state-of-the-art technology, combined with innovative circuit design


techniques, provides a cost effective approach for memory intensive applications.

Access times as fast as 25ns are available. The IDT7188 offers a reduced power standby mode, ISB1, which is activated when $\overline{\text{CS}}$ goes HIGH. This capability significantly decreases power while enhancing system reliability. The low-power version (L) version also offers a battery backup data retention capability where the circuit typically consumes only $30\mu\text{W}$ operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5V supply. The IDT7188 is packaged in 22-pin, 300 mil ceramic DIP providing excellent board-level packing densities.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS



DIP TOP VIEW

PIN DESCRIPTIONS

Name	Description
A0-A13	Address Inputs
CS	Chip Select
WE	Write Enable
I/O ₀₋₃	Data Input/Output
Vcc	Power
GND	Ground

2989 tbl 01

2989 tbl 02

6.3

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
ТА	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
Іоит	DC Output Current	50	50	mA

NOTE:

2989 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz, Vcc = 0v))

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
CI/O	I/O Capacitance	Vout = 0V	6	pF

NOTE:

2989 tbl 04

 This parameter is determined by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit							
Vcc	Supply Voltage	4.5	5.0	5.5	V							
GND	Supply Voltage	0	0	0	V							
ViH	Input High Voltage	2.2	_	6.0	V							
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V							

NOTE:

2989 tbl 05

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns, once per cycle.

TRUTH TABLE(1)

Mode	<u>CS</u>	WE	1/0	Power
Standby	Н	Х	High Z	Standby
Read	L	Н	Dout	Active
Write	L	L	Din	Active

NOTE:

1. $H = V_{IH}$, $L = V_{IL}$, X = don't care.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	–55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2989 tbl 06

2

DC ELECTRICAL CHARACTERISTICS

 $VCC = 5.0V \pm 10\%$

				IDT7188S		IDT71		
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_	10 5		5 2	μА
ILO	Output Leakage Current	Vcc = Max., \overline{CS} = ViH, Vout = GND to Vcc	MIL. COM'L.	_	10 5	1 1	5 2	μΑ
VoL	Output Low Voltage	IoL = 10mA, Vcc = Min.			0.5	-	0.5	٧
		IoL = 8mA, Vcc = Min.		_	0.4	1	0.4	
Vон	Output High Voltage	IOH = -4mA, $VCC = Min$.		2.4	1	2.4		٧

2989 tbl 07

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

				3S25 3L25	-	8S35 8L35	7188 7188	-	7188S 7188L		7188S 7188L		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current $\overline{CS} = VIL$, Outputs Open $VCC = Max.$, $f = 0^{(2)}$	S	_	105	_	105	_	105	_	105	_	105	mA
		L	_	80	_	80	_	80	_	80	_	80	
	Dynamic Operating Current CS = VIL, Outputs Open Vcc = Max., f = fMAX ⁽²⁾	S	_	155	_	140	_	140	_	140	_	140	mA
		L	_	120	_	115	_	110	_	110	_	105	
ISB	Standby Power Supply	S	_	60	_	50	_	50	_	50	_	50	mA
	Current (TTL Level) $\overline{CS} \ge V_{IH}$, $V_{CC} = Max.$, Outputs Open, $f = f_{MAX}^{(2)}$	L	_	40	_	40	_	35	_	35	_	35	
ISB1	ISB1 Full Standby Power Supply Current (CMOS Level) $\overline{CS} \ge VHC$, $VCC=Max.$, $VIN \ge VHC$ or $VIN \le VLC$, $f=0^{(2)}$	S	_	20	_	20	_	20	_	20	_	20	mA
		L	_	1.5	_	1.5		1.5	_	1.5	_	1.5	

NOTES:

2989 tbl 08

2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change.

6.3

^{1.} All values are maximum guaranteed values.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VHC = VCC - 0.2V


					Typ. ⁽¹⁾ Vcc @		M Vc		
Symbol	Parameter	Test Cond	Test Condition		2.0v	3.0V	2.0V	3.0V	Unit
Vdr	Vcc for Data Retention	_	_		_	_	_	_	V
ICCDR	Data Retention Current		MIL. COM'L.		10 10	15 15	600 150	900 225	μА
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{\text{CS}} \ge \text{VHC}$ VIN $\ge \text{VHC}$ o	CS ≥ VHC VIN ≥ VHC or ≤ VLC		_	_	_	_	ns
tR ⁽³⁾	Operation Recovery Time			trc ⁽²⁾	_	_	_	_	ns
ILI ⁽³⁾	Input Leakage Current			_	_	_	2	2	μΑ

NOTES:

2989 tbl 09

- 1. $TA = +25^{\circ}C$.
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization but is not production tested.

LOW VCC DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2989 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for thz, tLz, twz, tohz and tow)

*Includes scope and jig capacitances

6.3 4


2989 tbl 11

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)


		7188S25 7188L25		7188S35/45 7188L35/45						
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle										
trc	Read Cycle Time	25	-	35/45	1	55/70	_	85	_	ns
tAA	Address Access Time	_	25		35/45	_	55/70	_	85	ns
tacs	Chip Select Access Time	_	25	_	35/45	_	55/70	_	85	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	ns
tLZ ⁽¹⁾	Output Selection to Output in Low-Z	5	1	5	1	5	_	5	_	ns
tHZ ⁽¹⁾	Chip Deselect to Output in High-Z	_	10		14		20/25	_	30	ns
tpu ⁽¹⁾	Chip Select to Power Up Time	0		0		0	_	0	_	ns
tPD ⁽¹⁾	Chip Deselect to Power Down Time	_	25	_	35/45	_	55/70	_	85	ns

NOTES:

TIMING WAVEFORM OF READ CYCLE NO. 1^(1, 2)



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 3)



NOTES:

- 1. WE is HIGH for Read cycle.
- 2. CS is LOW for Read cycle.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 4. Transition is measured ±200mV from steady state voltage.
- 5. All Read cycle timings are referenced from the last valid address to the first transitioning address.

6.3 5

^{1.} This parameter is guaranteed by device characterization but is not production tested.


AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		7188S25 7188L25				7188S55/70 7188L55/70		7188S85 7188L85		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle										
twc	Write Cycle Time	20	_	30/40	_	50/60	_	75	_	ns
tcw	Chip Select to End-of-Write	20	_	25/35	_	50/60	_	75	_	ns
taw	Address Valid to End-of-Write	20	_	25/35	_	50/60	_	75	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	20	_	25/35	_	50/60	_	75	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	13	_	15/20	_	25/30	_	35	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	ns
twz ⁽¹⁾	Write Enable to Output in High-Z	_	7	_	10/15		25/30	_	40	ns
tow ⁽¹⁾	Output Active from End-of-Write	5	_	5		5	_	5		ns

NOTES:

2989 tbl 12

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2,3)




NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW \overline{CS} and a LOW \overline{WE} .
- 3. twn is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals should not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
- 6. Transition is measured ±200mV from steady state.

6.3

^{1.} This parameter is guaranteed by device characterization.


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1,2,3,5)}$



NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
- 3. twn is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals should not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
- 6. Transition is measured ±200mV from steady state.

ORDERING INFORMATION



6.3