

HIGH-SPEED 3.3V 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPT

FEATURES:

- High-speed access
 - -Commercial: 25/35/55ns (max.)
- Low-power operation
 - -IDT71V321S Active: 250mW (typ.) Standby: 3.3mW (typ.)
 - -IDT71V321L Active: 250mW (typ.)
 - Standby: 660µW (typ.)
- Two INT flags for port-to-port communications
- On-chip port arbitration logic
- BUSY output flag
- · Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V ±0.3V power supply
- Available in popular plastic packages


DESCRIPTION:

The IDT71V321 is a high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71V321 is designed to be used as a stand-alone 8-bit Dual-Port RAM.

The device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 250mW of power. Low-power (L) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.


The IDT71V321 devices are packaged in a 52-pin PLCC and a 64-pin TQFP (thin plastic guad flatpack).



FUNCTIONAL BLOCK DIAGRAM

COMMERCIAL TEMPERATURE RANGE

PIN CONFIGURATIONS^(1,2)



- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Rating | Commercial | Unit |
|----------------------|--|--------------|------|
| Vterm ⁽²⁾ | Terminal Voltage with Respect to GND | –0.5 to +4.6 | V |
| ΤΑ | Operating Temperature | 0 to +70 | °C |
| TBIAS | Temperature Under Bias | -55 to +125 | °C |
| Tstg | Storage Temperature | -55 to +125 | °C |
| Ιουτ | DC Output Current | 50 | mA |

NOTES:

3026 tbl 01

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5 for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient Temperature | GND | Vcc |
|------------|------------------------|-----|---------------|
| Commercial | 0°C to +70°C | 0V | $3.3V\pm0.3V$ |

3026 tbl 02

RECOMMENDED **DC OPERATING CONDITIONS**

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|--------------------|---------|------|---------|------------|
| Vcc | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| Viн | Input High Voltage | 2.0 | _ | Vcc+0.3 | V |
| VIL | Input Low Voltage | -0.3(1) | | 0.8 | V |
| | | | | 30 | 026 tbl 03 |

NOTES:

1. VIL (min.) = -1.5V for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

$(TA = +25^{\circ}C, f = 1.0MHz)$ TQFP ONLY

| Symbol | Parameter | Conditions ⁽²⁾ | Max. | Unit |
|--------|--------------------|---------------------------|------|-----------|
| CIN | Input Capacitance | VIN = 3dV | 9 | рF |
| Соит | Output Capacitance | VIN = 3dV | 10 | pF |
| NOTES | | | 30 | 26 tbl 04 |

1. This parameter is determined by device characterization but is not production tested.

2. 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE** (Vcc = $3.3V \pm 0.3V$)

| | | | IDT71 | IDT71V321S | | V321L | |
|--------|---|---|-------|------------|------|-------|-------------|
| Symbol | Parameter | Test Conditions | Min. | Max. | Min. | Max. | Unit |
| ILI | Input Leakage Current ⁽¹⁾ | Vcc = 3.6V VIN = 0V to Vcc | — | 10 | _ | 5 | μA |
| ILO | Output Leakage Current | \overline{CE} = VIH, VOUT = 0V to VCC VCC = 3.6V | - | 10 | — | 5 | μΑ |
| Vol | Output Low Voltage (I/O0-I/O7) | IOL = 4mA | — | 0.4 | — | 0.4 | V |
| Vон | Output High Voltage | юн = -4mA | 2.4 | _ | 2.4 | | V |
| NOTE: | | | | | - | | 3026 tbl 05 |

NOTE:

1. At Vcc < 2.0V input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**⁽¹⁾ (Vcc = $3.3V \pm 0.3V$)

| | - . | | | 71V3 | 21X25 | 71V32 | 1X35 | 71V32 | 21X55 | |
|---|--|--|--|---|--|--|--|---|---|---|
| Parameter | Test Condition | Versio | n | Typ. ⁽²⁾ | Max. | Тур. ⁽²⁾ | Max. | Typ. ⁽²⁾ | Max. | Unit |
| Dynamic Operating Current (Both Ports Active) | $ \overline{\overline{CE}} = VIL, Outputs Open \overline{SEM} = VIH f = fMAX(3) $ | COM'L. | S L | 75 75 | 150 120 | 75 75 | 145 115 | 75 75 | 135 105 | mA |
| Standby Current (Both Ports — TTL Level Inputs) | $\overline{\overline{CER}} = \overline{\overline{CEL}} = VIH$ $\overline{SEMR} = \overline{SEML} = VIH$ $f = f_{MAX}^{(3)}$ | COM'L. | S L | 20 20 | 50 35 | 20 20 | 50 35 | 20 20 | 50 35 | mA |
| Standby Current | \overline{CE} "A" = VIL and \overline{CE} "B" = VIH ⁽⁵⁾ | COM'L. | S | 30 | 105 | 30 | 100 | 30 | 90 | mA |
| (One Port — TTL | Active Port Outputs Open, | | L | 30 | 75 | 30 | 70 | 30 | 60 | |
| Level Inputs) | $f = fMAX^{(3)}$ | | | | | | | | | |
| | $\overline{\text{SEM}}R = \overline{\text{SEM}}L = VIH$ | | | | | | | | | |
| Full Standby Current (Both Ports — All | Both Ports CEL and CER ≥ Vcc - 0.2V | COM'L. | S L | 1.0 0.2 | 5.0 3.0 | 1.0 0.2 | 5.0 3.0 | 1.0 0.2 | 5.0 3.0 | mA |
| CMOS Level Inputs) | $ \begin{array}{l} \text{Vin} \geq \text{Vcc} - 0.2\text{V or} \\ \overline{\text{Vin}} \leq 0.2\text{V}, \text{ f} = 0^{(4)} \\ \overline{\text{SEMR}} = \overline{\text{SEML}} \geq \text{Vcc} - 0.2\text{V} \end{array} $ | | | | | | | | | |
| Full Standby Current (One Port — All CMOS Level Inputs) | $\frac{\overline{CE}^{"A"} \leq 0.2V \text{ and}}{\overline{CE}^{"B"} \geq Vcc - 0.2V^{(5)}}$ $\overline{SEMR} = \overline{SEML} > Vcc - 0.2V$ | COM'L. | S L | 30 30 | 90 75 | 30 30 | 85 70 | 30 30 | 75 60 | mA |
| , | VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V Active Port Outputs Open $f = fMAx^{(3)}$ | | | | | | | | | |
| | Dynamic Operating Current (Both Ports Active) Standby Current (Both Ports — TTL Level Inputs) Standby Current (One Port — TTL Level Inputs) Full Standby Current (Both Ports — All CMOS Level Inputs) Full Standby Current | Dynamic Operating Current (Both Ports Active) $\overline{CE} = VIL, Outputs Open$ $\overline{SEM} = VIH$ $f = fMAX^{(3)}$ Standby Current (Both Ports — TTL Level Inputs) $\overline{CER} = \overline{CEL} = VIH$ $\overline{SEMR} = \overline{SEML} = VIH$ $f = fMAX^{(3)}$ Standby Current (One Port — TTL Level Inputs) $\overline{CE^*A^*} = VIL \text{ and } \overline{CE^*B^*} = VIH^{(5)}$ $\overline{CE^*A^*} = VIL and \overline{CE^*B^*} = VIH^{(5)}\overline{CE^*A^*} = VIL and \overline{CE^*B^*} = VIH^{(5)}\overline{SEMR} = \overline{SEML} = VIHFull Standby Current(Both Ports — AII(Both Ports — AIIBoth Ports \overline{CEL} and\overline{CER} \ge Vcc - 0.2VFull Standby Current(One Port — AIIVIN \ge Vcc - 0.2V orVIN \le 0.2V, f = 0^{(4)}\overline{SEMR} = \overline{SEML} \ge Vcc - 0.2VFull Standby Current(One Port — AII(One Port — AII\overline{CE^*A^*} \le 0.2V and\overline{CE^*B^*} \ge Vcc - 0.2V^{(5)}Full Standby Current(One Port — AII(One Port — AII\overline{CE^*B^*} \ge Vcc - 0.2V orVIN \le Vcc - 0.2V orVIN \ge Vcc - 0.2VFull Standby Current(One Port — AII\overline{CE^*B^*} \ge Vcc - 0.2V or\overline{VIN} \ge Vcc - 0.2VFull Standby Current(One Port — AII\overline{CE^*B^*} \ge Vcc - 0.2V or\overline{VIN} \ge Vcc - 0.2V orVIN \ge 0.2V$ | ParameterConditionVersioDynamic Operating Current (Both Ports Active) $\overline{CE} = VIL$, Outputs Open $\overline{SEM} = VIH$ $f = fMAX^{(3)}$ COM'L.Standby Current (Both Ports — TTL Level Inputs) $\overline{CER} = \overline{CEL} = VIH$ $\overline{SEMR} = \overline{SEML} = VIH$ $f = fMAX^{(3)}$ COM'L.Standby Current (One Port — TTL Level Inputs) $\overline{CE^*A^*} = VIL$ and $\overline{CE^*B^*} = VIH^{(5)}$ $\overline{SEMR} = \overline{SEML} = VIH$ COM'L.(One Port — TTL Level Inputs)Active Port Outputs Open, $\overline{SEMR} = \overline{SEML} = VIH$ COM'L.Full Standby Current (Both Ports — AII CER $\geq VCC - 0.2V$ Both Ports \overline{CEL} and $\overline{CER} \geq VCC - 0.2VCOM'L.Full Standby Current(One Port — AII\overline{CE}^*A^* \leq 0.2V and\overline{CE}^*B^* \geq VCC - 0.2VCOM'L.Full Standby Current(One Port — AII\overline{CE}^*A^* \leq 0.2V and\overline{CE}^*B^* \geq VCC - 0.2VCOM'L.Full Standby Current(One Port — AIICE*B^* \geq VCC - 0.2V\overline{COM'L}.Full Standby Current(One Port — AIICIE*B^* \geq VCC - 0.2V\overline{COM'L}.Full Standby Current(ONS Level Inputs)\overline{CE}^*A^* \leq 0.2V and\overline{CE}^*B^* \geq VCC - 0.2V\overline{COM'L}.Full Standby Current(ONS Level Inputs)\overline{SEMR} = \overline{SEML} \geq VCC - 0.2V\overline{VIN} \geq VCC - 0.2V orVIN \geq VCC - 0.2V\overline{COM'L}.$ | ParameterConditionVersionDynamic Operating Current (Both Ports Active) $\overline{CE} = VIL$, Outputs Open $\overline{SEM} = VIH$ $f = fMAX^{(3)}$ $COM'L.$ S LStandby Current (Both Ports — TTL Level Inputs) $\overline{CER} = \overline{CEL} = VIH$ $\overline{SEMR} = \overline{SEML} = VIH$ $f = fMAX^{(3)}$ $COM'L.$ S LStandby Current (One Port — TTL Level Inputs) $\overline{CE''A''} = VIL and \overline{CE''B''} = VIH^{(5)}$ $\overline{SEMR} = \overline{SEML} = VIH$ $COM'L.$ S LFull Standby Current (Both Ports — AII CMOS Level Inputs) $\overline{OE} = MAX^{(3)}$ $\overline{SEMR} = \overline{SEML} = VIH$ $COM'L.$ S LFull Standby Current (One Port — AII (One Port — AII (One Port — AII) $\overline{CE''A''} \le 0.2V$ and $\overline{CE''B''} \ge Vcc - 0.2V$ $COM'L.$ S LFull Standby Current (One Port — AII (One Port — AII) $\overline{CE''A''} \le 0.2V$ and $\overline{CE''B''} \ge Vcc - 0.2V$ $COM'L.$ S LFull Standby Current (One Port — AII (One Port — AII) $\overline{CE''A''} \le 0.2V$ and $\overline{CE''B''} \ge Vcc - 0.2V$ $COM'L.$ S LFull Standby Current (One Port — AII) (DNS Level Inputs) $\overline{CE''A''} \le 0.2V$ and $\overline{CE''B''} \ge Vcc - 0.2V$ $COM'L.$ S L $FUIS Level Inputs)$ $\overline{SEMR} = \overline{SEML} \ge Vcc - 0.2V$ $VIN \ge Vcc - 0.2V$ or $VIN \le 0.2V$ $Active Port Outputs OpenCOM'L.SL$ | ParameterTest ConditionVersionTyp.(2)Dynamic Operating Current (Both Ports Active) $\overline{CE} = VIL$, Outputs Open $\overline{SEM} = VIH$ $f = fMAX^{(3)}$ $COM'L. S$ $\overline{75}$ 75Standby Current (Both Ports — TTL Level Inputs) $\overline{CEr} = \overline{CEL} = VIH$ $\overline{SEMr} = SEML = VIH$ $f = fMAX^{(3)}$ $COM'L. S$ $\overline{20}$ 20Standby Current (Both Ports — TTL Level Inputs) $\overline{CEr} = \overline{CEL} = VIH$ $\overline{SEMr} = SEML = VIH$ $f = fMAX^{(3)}$ $COM'L. S$ $\overline{SEMr} = SEML = VIH^{(5)}$ $COM'L. S$ $\overline{30}$ 30(One Port — TTL Level Inputs) $\overline{CEr} = \overline{SEML} = VIH^{(5)}$ $\overline{SEMr} = \overline{SEML} = VIH$ $COM'L. S$ $\overline{SEMr} = \overline{SEML} = VIH$ 30Full Standby Current (Both Ports — All (Den Port — All $\overline{CEr} = Vicc - 0.2V$ or $VIN \ge Vcc - 0.2V$ or $VIN \le 0.2V, f = 0^{(4)}$ $\overline{SEMr} = \overline{SEML} \ge Vcc - 0.2V$ $COM'L. S$ $I = 30$ 30Full Standby Current (One Port — All $One Port — All$ $\overline{CEr} = Vicc - 0.2V^{(5)}$ $\overline{SEMr} = \overline{SEML} \ge Vcc - 0.2V$ $VIN \ge Vcc - 0.2V$ or $VIN \le 0.2V$ $Active Port Outputs OpenCOM'L. SI = 3030$ | $\begin{array}{ c c c c c } \hline Parameter & Condition & Version & Typ.^{(2)} & Max. \\ \hline Dynamic Operating Current & \hline CE = VIL, Outputs Open & COM'L. & S & 75 & 150 \\ \hline SEM = VIH & f = fMAX^{(3)} & COM'L. & S & 75 & 120 \\ \hline (Both Ports Active) & \hline f = fMAX^{(3)} & COM'L. & S & 20 & 50 \\ \hline Standby Current & \hline CER = CEL = VIH & COM'L. & S & 20 & 20 & 35 \\ \hline Level Inputs) & \hline f = fMAX^{(3)} & COM'L. & S & 30 & 105 \\ \hline (One Port — TTL & Active Port Outputs Open, & L & 30 & 75 \\ \hline Level Inputs) & f = fMAX^{(3)} & \hline SEMR = SEML = VIH & DOM'L. & S & 30 & 105 \\ \hline (One Port — TTL & Active Port Outputs Open, & L & 30 & 75 \\ \hline Level Inputs) & f = fMAX^{(3)} & \hline SEMR = SEML = VIH & DOM'L. & S & 1.0 & 5.0 \\ \hline CMOS Level Inputs) & VIN \geq VCC - 0.2V & Or \\ \hline VIN \leq 0.2V, f = 0^{(4)} & \hline SEMR = SEML \geq VCC - 0.2V \\ \hline Full Standby Current & OEF and CE'B'' = SEML \geq VCC - 0.2V & OT \\ \hline VIN \geq 0.2V, f = 0^{(4)} & \hline SEMR = SEML \geq VCC - 0.2V & OT \\ \hline Full Standby Current (One Port — All & OEF a'' \leq 0.2V and OEF a'' \leq 0.2V and OEF a'' & SEMR = SEML \geq VCC - 0.2V & Active Port Outputs Open & DOM'L. & S & 30 & 90 \\ \hline FUNS Level Inputs) & \overline{SEMR} = \overline{SEML} \geq VCC - 0.2V & VIN \leq 0.2V & Active Port Outputs Open & OCM'L. & S & 30 & 75 \\ \hline FUIS Standby Current (One Port — All & OEF a'' \leq 0.2V and OEF a'' \leq 0.2V and OEF a'' & SEMR = \overline{SEML} \geq VCC - 0.2V & OT VIN \leq 0.2V & Active Port Outputs Open & DOT & DOT$ | ParameterTest ConditionVersionTyp.(2)Max.Typ.(2)Dynamic Operating Current (Both Ports Active) $\overline{CE} = VIL$, Outputs Open $\overline{SEM} = VIH$ f = fMAX(3) $COM'L.$ S L 75150 7575Standby Current (Both Ports — TTL Level Inputs) $\overline{CER} = \overline{CEL} = VIH$ $\overline{F} = fMAX^{(3)}$ $COM'L.$ S L 2050 2020Standby Current (Both Ports — TTL Level Inputs) $\overline{CER} = \overline{CEL} = VIH$ $\overline{F} = fMAX^{(3)}$ $COM'L.$ S L 3010530Standby Current (One Port — TTL Level Inputs) $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ $\overline{SEMR} = \overline{SEML} = VIH$ $COM'L.$ S SIM 3010530(One Port — TTL (Both Ports — AII $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ $\overline{SEMR} = \overline{SEML} = VIH$ $COM'L.$ S SIM 3010530Full Standby Current (Both Ports — AIIBoth Ports \overline{CEL} and $\overline{CER} \ge VCC - 0.2V$ or $VIN \le 0.2V, f = 0^{(4)}$ $\overline{SEMR} = \overline{SEML} \ge VCC - 0.2V$ $COM'L.$ S SIM 1.0 SIM 5.0 L 1.0 30 75 Full Standby Current (One Port — AII (One Port — AII $CE^*B^* \ge VCC - 0.2V$ or $VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$ $VIN \ge VCC - 0.2V$ or VI | ParameterTest ConditionVersionTyp.(2)Max.Typ.(2)Max.Dynamic Operating Current (Both Ports Active) $\overline{CE} = V L$, Outputs Open $\overline{SEM} = V H$ $f = fMAX^{(3)}$ $COM'L.$ S 75 150 75 145 Standby Current (Both Ports — TTL Level Inputs) $\overline{CER} = \overline{CEL} = V H$ $\overline{SEMR} = SEML = V H$ $f = fMAX^{(3)}$ $COM'L.$ S 20 50 20 50 Standby Current (Both Ports — TTL Level Inputs) $\overline{CE^*A} = V L$ and $\overline{CE^*B}^* = V H^{(5)}$ $f = fMAX^{(3)}$ $COM'L.$ S 30 105 30 100 One Port — TTL Level Inputs) $\overline{CE^*A} = V L$ and $\overline{CE^*B}^* = V H^{(5)}$ $\overline{SEMR} = \overline{SEML} = V H$ $COM'L.$ S 30 105 30 100 (One Port — TTL Level Inputs) $\overline{CE^*A} = V L$ and $\overline{CE^*B}^* = V H^{(5)}$ $COM'L.$ S 30 105 30 100 (One Port — TTL (Both Ports — All $\overline{CE} = Vcc - 0.2V$ $\overline{COM'L.}$ S 1.0 5.0 1.0 5.0 Full Standby Current (One Port — All $\overline{CE^*B} = Vcc - 0.2V$ or $ViN \leq 0.2V, f = 0^{(4)}\overline{SEMR} = SEML \geq Vcc - 0.2VCOM'L.S30903085Full Standby Current(One Port — All\overline{CE^*B} = Vcc - 0.2V or ViN \leq 0.2V\overline{VIN} \geq Vcc - 0.2V or ViN \leq 0.2VViN \geq Vcc - 0.2V or ViN $ | ParameterTest ConditionVersionTyp.Number of the test of test | ParameterTest ConditionVersionTyp.(2)Max.Typ.(2)Max.Typ.(2)Max.Dynamic Operating Current (Both Ports Active) $\overline{CE} = VIL, Outputs Open$ $f = fMAX^{(3)}$ $COM'L. S. L. S. L. TS. 150$ $SEM = VIH f = fMAX^{(3)}$ $COM'L. S. S. L. TS. 120$ 75 145 75 75 115 75 75 105 Standby Current (Both Ports $-TTL$ Level Inputs) $\overline{CER} = \overline{CEL} = VIH$ $SEM R = SEML = VIHf = fMAX^{(3)}COM'L. S. 20SEM R = SEML = VIH20SEM R = SEML = VIHCOM'L. S. 20SEM R = SEML = VIH30105SI = 2030100303090Standby Current(One Port -TTLLevel Inputs)\overline{CE'A^*} = VIL and \overline{CE'B^*} = VIH^{(5)}I = fMAX^{(3)}COM'L. S. 30SEM R = SEML = VIH30SEM R = SEML = VIH30SEM R = SEML = VIH30I = MAX^{(3)}100I = MAX^{(3)}30I = MAX^{(3)}30I = MAX^{(3)}30I = MAX^{(3)}30I = MAX^{(3)}Full Standby Current(Both Ports - AII(Both Ports - 0.2V orVIN \leq 0.2V, f = 0^{(4)}SEM R = SEM \geq Vcc - 0.2VCOM'L. SL = 3030I = N^230I = N^230I = N^230I = N^21.0I = N^25.0I = N^21.0I = N^25.0I = N^21.0I = N^25.0I = N^21.0I = N^230I = N^21.0I = N^2$ |

1. "X" in part numbers indicates power rating (S or L).

2. Vcc = 3.3V, TA = $+25^{\circ}C$, and are not production tested. Icccc = 70mA (Typ.)

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tRc, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

DATA RETENTION CHARACTERISTICS (L Version Only)

| | | | | | 71V321L | | |
|---------------------|------------------------|--|--------|--------------------|---------------------|------|------|
| Symbol | Parameter | Test Conditions | | Min. | Тур. ⁽¹⁾ | Max. | Unit |
| Vdr | VCC for Data Retention | | | 2.0 | _ | 0 | V |
| ICCDR | Data Retention Current | VCC = 2.0V, $\overline{CE} \ge$ VCC - 0.2V | COM'L. | _ | 100 | 1500 | μA |
| tCDR ⁽³⁾ | Chip Deselect to Data | VIN \geq VCC - 0.2V or VIN \leq 0.2V | | 0 | _ | — | ns |
| | Retention Time | | | | | | |
| tR ⁽³⁾ | Operation Recovery | | | tRC ⁽²⁾ | _ | — | ns |
| | Time | | | | | | |

NOTES:

1. Vcc = 2V, TA = $+25^{\circ}C$, and is not production tested.


2. tRc = Read Cycle Time.


3. This parameter is guaranteed by device characterization but not production tested.

AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
|-------------------------------|----------------|
| Input Rise/Fall Times | 5ns |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | Figures 1and 2 |
| | 3026 tbl 08 |

DATA RETENTION WAVEFORM








Figure 2. Output Test Load (For tHz, tLz, twz and tow) * Including scope and jig.

Figure 1. AC Output Test Load

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾

| | | 71V3 | 21X25 | 71V3 | 21X35 | 71V32 | 21X55 | |
|---------|--|------|-------|------|-------|-------|-------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| READ CY | CLE | | | | | | | |
| tRC | Read Cycle Time | 25 | _ | 35 | _ | 55 | _ | ns |
| taa | Address Access Time | _ | 25 | — | 35 | _ | 55 | ns |
| tACE | Chip Enable Access Time | _ | 25 | — | 35 | — | 55 | ns |
| tAOE | Output Enable Access Time | _ | 12 | — | 20 | _ | 25 | ns |
| toн | Output Hold from Address Change | 3 | — | 3 | — | 3 | _ | ns |
| tLZ | Output Low-Z Time ^(1, 2) | 0 | _ | 0 | | 0 | _ | ns |
| tHZ | Output High-Z Time ^(1, 2) | — | 12 | — | 15 | _ | 30 | ns |
| tPU | Chip Enable to Power Up Time ⁽²⁾ | 0 | _ | 0 | _ | 0 | | ns |
| tPD | Chip Disable to Power Down Time ⁽²⁾ | _ | 50 | | 50 | | 50 | ns |

NOTES:


1. Transition is measured ±200mV from Low or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested.

3. "X" in part numbers indicates power rating (S or L).

5

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE⁽¹⁾




NOTES:

- 1. $R\overline{W} = V_{H}$, $\overline{CE} = V_{L}$, and is $\overline{OE} = V_{L}$. Address is valid prior to the coincidental with \overline{CE} transition Low.
- tBDD delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultanious read 2. operations BUSY has no relationship to valid output data.

3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE⁽³⁾



NOTES:

2. Timing depends on which signal is deaserted first, \overline{OE} or \overline{CE} .

3. $R/\overline{W} = V_{IH}$, and the address is valid prior to other coincidental with \overline{CE} transition Low.

4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

^{1.} Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁴⁾

| | | 71V3 | 21X25 | 71V3 | 21X35 | 71V3 | 21X55 | |
|---------|--|------|-------|------|-------|------|-------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| WRITE C | YCLE | - | - | - | | | | |
| twc | Write Cycle Time | 25 | _ | 35 | _ | 55 | _ | ns |
| tEW | Chip Enable to End-of-Write | 20 | _ | 30 | _ | 40 | | ns |
| tAW | Address Valid to End-of-Write | 20 | | 30 | | 40 | | ns |
| tAS | Address Set-up Time | 0 | _ | 0 | _ | 0 | _ | ns |
| tWP | Write Pulse Width | 20 | _ | 30 | _ | 40 | | ns |
| twr | Write Recovery Time | 0 | _ | 0 | _ | 0 | _ | ns |
| tDW | Data Valid to End-of-Write | 12 | _ | 20 | _ | 20 | _ | ns |
| tHZ | Output High-Z Time ^(1, 2) | | 12 | _ | 15 | _ | 30 | ns |
| tDH | Data Hold Time ⁽³⁾ | 0 | _ | 0 | _ | 0 | — | ns |
| twz | Write Enable to Output in High-Z ^(1, 2) | | 15 | | 15 | | 30 | ns |
| tow | Output Active from End-of-Write ^(1, 2) | 0 | _ | 0 | _ | 0 | _ | ns |

NOTES:

1. Transition is measured ±200mV from Low or High-impedance voltage with Output Test Load (Figure 2).


2. This parameter is guaranteed by device characterization, but is not production tested.

3. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.

4. "X" in part numbers indicates power rating (S or L).


3026 tbl 10

TIMING WAVEFORM OF WRITE CYCLE NO. 1,(R/W CONTROLLED TIMING) (1,5,8)



3026 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING^(1,5)



3026 drw 09

- 1. R/\overline{W} or \overline{CE} must be High during all address transitions.
- 2. A write occurs during the overlap (tEW or tWP) of $\overline{CE} = VIL$ and $R/\overline{W} = VIL$.
- 3. twr is measured from the earlier of \overline{CE} or R/\overline{W} going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is Low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

| | | 71V3 | 21X25 | 71V32 | 21X35 | 71V32 | 21X55 | |
|----------|---|------|-------|-------|-------|-------|-------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| BUSY TIN | IING (M/S = VIH) | | | | | | | |
| tBAA | BUSY Access Time from Address Match | — | 20 | — | 20 | _ | 30 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | — | 20 | — | 20 | _ | 30 | ns |
| tBAC | BUSY Access Time from Chip Enable Low | — | 20 | _ | 20 | _ | 30 | ns |
| tBDC | BUSY Disable Time from Chip Enable High | — | 20 | | 20 | | 30 | ns |
| taps | Arbitration Priority Set-up Time ⁽²⁾ | 5 | — | 5 | | 5 | — | ns |
| tBDD | BUSY Disable to Valid Data ⁽³⁾ | — | 30 | — | 30 | _ | 45 | ns |
| twdd | Write Pulse to Delay Data ⁽¹⁾ | _ | 50 | _ | 60 | _ | 80 | ns |
| tDDD | Write Pulse to Delay Data ⁽¹⁾ | — | 35 | | 45 | | 65 | ns |

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".

2. To ensure that the earlier of the two ports wins.

3. tBDD is a calculated parameter and is the greater of 0, twDD - twp (actual), or tDDD - tDw (actual).

4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".

5. To ensure that a write cycle is completed on port "B" after contention on port "A".

6. "X" in part numbers indicates power rating (S or L).

TIMING WAVE FORM OF WRITE WITH PORT-TO-PORT READ WITH BUSY^(1,2,3)

| | twc | |
|-----------------------------|---------------------------------------|-------|
| ADDR'A' | матсн | |
| R/W [;] A' | twp | |
| DATAIN'A' - | tDW → tDH VALID | |
| – ADDR'в' – | МАТСН | |
| BUSY'B' | | |
| DATAOUT'B' | · · · · · · · · · · · · · · · · · · · | VALID |
| NOTES: 1. To ensure that | t the earlier of the two ports wins. | |


2. $\overline{CE}L = \overline{CE}R = VIL$

3. $\overline{OE} = V_{IL}$ for the reading port.

4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.

3026 tbl 11

TIMING WAVEFORM OF WRITE WITH BUSY⁽³⁾




NOTES:

1. tWH must be met for $\overline{\text{BUSY}}$.


2. $\overline{\text{BUSY}}$ is asserted on port 'B' blocking R/ $\overline{\text{W}}_{\text{B'}}$, until $\overline{\text{BUSY}}_{\text{B'}}$ goes High.

3. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING (1)



TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING ⁽¹⁾



- 1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
- 2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be
- asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


| | | | 71V321X25 | | 71V321X35 | | 71V321X55 | |
|---------|----------------------|------|-----------|------|-----------|------|-----------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| INTERRU | PT TIMING | | | | | | | |
| tAS | Address Set-up Time | 0 | _ | 0 | — | 0 | — | ns |
| twr | Write Recovery Time | 0 | — | 0 | — | 0 | — | ns |
| tins | Interrupt Set Time | — | 25 | _ | 25 | — | 45 | ns |
| tinr | Interrupt Reset Time | — | 25 | _ | 25 | — | 45 | ns |

NOTE:

1. "X" in part numbers indicates power rating (S or L).


3026 tbl 12

TIMING WAVEFORM OF INTERRUPT MODE



3026 drw 14

INT CLEARS



- 1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
- 2. See Interrupt Truth Table.
- 3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TABLE I ---NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

| Lef | Left or Right Port ⁽¹⁾ | | ort ⁽¹⁾ | |
|-------|-----------------------------------|---|--------------------|---|
| R/W | CE | Œ | D0-7 | Function |
| Х | Н | Х | Z | Port Disabled and in Power- |
| | | | | Down Mode, ISB2 or ISB4 |
| Х | Н | Х | Z | $\overline{CE}R = \overline{CE}L = VIH, Power-Down$ |
| | | | | Mode, ISB1 or ISB3 |
| L | L | Х | DATAIN | Data on Port Written Into Memory ⁽²⁾ |
| Н | L | L | | Data in Memory Output on Port ⁽³⁾ |
| Н | L | Н | Z | High-impedance Outputs |
| NOTES | 6: | | | 3026 tbl 13 |

1. A0L – A10L \neq A0R – A10R.

2. If $\overline{\text{BUSY}}$ = VIL, data is not written.

3. If $\overline{\text{BUSY}} = \text{VIL}$, data may not be valid, see twod and todd timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = High-impedance.

TABLE II — INTERRUPT FLAG^(1,4)

| | L | eft Port | | | Right Port | | | | | |
|------|-----|----------|------------|------------------|------------|-----|-------------|------------|------------------|-----------------------|
| R/WL | CEL | OEL | A10L – A0L | ĪNT∟ | R/WR | CER | OE R | A10L – A0R | | Function |
| L | L | Х | 7FF | Х | Х | Х | Х | Х | L ⁽²⁾ | Set Right INTR Flag |
| Х | Х | Х | Х | Х | Х | L | L | 7FF | H ⁽³⁾ | Reset Right INTR Flag |
| X | Х | Х | Х | L ⁽³⁾ | L | L | Х | 7FE | Х | Set Left INT∟ Flag |
| Х | L | L | 7FE | H ⁽²⁾ | Х | Х | Х | Х | Х | Reset Left INT∟ Flag |

NOTES:

1. Assumes $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = V_{IH}$

2. If $\overline{BUSY}_{L} = V_{IL}$, then No Change.

3. If $\overline{\text{BUSY}}_{R} = V_{IL}$, then No Change.

4. 'H' = HIGH, 'L' = LOW, 'X' = DON'T CARE.

TABLE III — ADDRESS BUSY ARBITRATION

| | Inp | outs | Out | puts | | | | |
|--------|-------------------|----------------------|----------------------|----------------------------------|------------------------------|--|--|--|
| | CER | A0L-A10L A0R-A10R | BUSYL ⁽¹⁾ | BUSY _R ⁽¹⁾ | Function | | | |
| Х | Х | NO MATCH | Н | Н | Normal | | | |
| Н | Х | MATCH | Н | Н | Normal | | | |
| Х | н | MATCH | Н | Н | Normal | | | |
| L | L | MATCH | (2) | (2) | Write Inhibit ⁽³⁾ | | | |
| NOTES: | NOTES: 3026 tbl 1 | | | | | | | |

NOTES:

1. Pins BUSYL and BUSYR are both outputs for IDT71V321. BUSYX outputs on the IDT71V321 are push-pull, not open-drain outputs.

3026 tbl 14

^{2. &#}x27;L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either $\overline{\text{BUSY}}_{L}$ or $\overline{\text{BUSY}}_{R}$ = Low will result. $\overline{\text{BUSY}}_{L}$ and $\overline{\text{BUSY}}_{R}$ outputs can not be low simultaneously.

FUNCTIONAL DESCRIPTION

The IDT71V321 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71V321 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = V_{\text{IH}}$). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{CE} = R/\overline{W} = V_{IL}$ per the Truth Table. The left port clears the interrupt by access address location 7FE access when $\overline{CER} = \overline{OER} = V_{IL}, R/\overline{W}$ is a "don't care". Likewise, the right port interrupt flag (\overline{INTR}) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must access the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the

ORDERING INFORMATION

interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The Busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation.

The Busy outputs on the IDT71V321 RAM are totem-pole type outputs and do not require pull-up resistors to operate. If these RAMs are being expanded in depth, then the Busy indication for the resulting array does not require the use of an external AND gate.

