



Integrated Device Technology, Inc.

3.3V PENTIUM™ CLOCK SYNTHESIZER

IDT74FCT3907 ADVANCE INFORMATION

FEATURES:

- 0.5 MICRON CMOS Technology
- Generates keyboard, floppy disk, system reference, PCI and CPU clocks
- 6 copies of PCI clock & 4 copies of CPU clock available
- 14.31818MHz crystal input
- CPU clock output skew <250ps
Bus clock output skew <500ps
- 0.03% output frequency accuracy
- Power-on reset
- Selectable CPU clock frequency (50/60/66.66MHz)
- Internal loop filter
- VCC = 3.3 ±0.3V
- Available in 28 pin SOIC
- Supports Pentium™ processor based designs
- Meets Intel Pentium™ processor 3.3V Clock Driver specification (External Draft 1.0)

DESCRIPTION:


The IDT74FCT3907 Clock synthesizer is built using advanced dual metal CMOS technology. This device uses a 14.31818 MHz crystal input to synthesize the various motherboard clock frequencies.

The output frequencies supported by the IDT74FCT3907 are as follows:

- Reference clocks (2) = 14.31818MHz
- Keyboard clock (1) = 12MHz
- Floppy disk clock (1) = 24MHz
- CPU clock (4) = 50/60/66.66 MHz (Selectable by SEL pins)
- Bus clock (6) = CPU clock ÷ 2

The SEL0, 1 pins are used to choose appropriate CPUCLK and PCICLK frequencies or to put the device in a test mode. In the test mode, the device outputs various divisors of the test clock frequency. Refer to the function table in this datasheet for details on the different operating modes.

FUNCTIONAL BLOCK DIAGRAM




3245 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Pentium™ is a trademark of Intel Corp.

PIN CONFIGURATION



3245 drw 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
TA	Operating Temperature	0 to 70	°C
TBIAS	Temperature Under Bias	0 to +70	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	-60 to +60	mA

3245 tbl 01

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- Input, Output and I/O terminals.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
CI/O	I/O Capacitance	VOUT = 0V	5.5	8.0	pF

NOTE:

3245 ink 02

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Name	I/O	Description
X1	I	14.31818 MHz Crystal Input. This is also the test clock input.
X2	O	14.31818 MHz Crystal Output
SEL0, 1	I	CPUCLK Control Inputs
KBCLK	O	Keyboard Clock (12MHz)
FDCLK	O	Floppy Disk Clock (24MHz)
REFCLK 0, 1	O	Reference Clocks (14.31818 MHz)
CPUCLK 0-3	O	CPU Clocks
PCICLK 0-5	O	PCI Bus Clocks
OE	I	Output Enable

3245 tbl 03

FUNCTION TABLE

OE	SEL0	SEL1	INPUT CLK	CPUCLK	PCICLK	REFCLK	FDCLK	KBCLK
0	X	X	14.31818MHz	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
1	0	0	14.31818MHz	50MHz	CPUCLK/2	14.31818MHz	24MHz	12MHz
1	0	1	14.31818MHz	60MHz	CPUCLK/2	14.31818MHz	24MHz	12MHz
1	1	0	14.31818MHz	66.66MHz	CPUCLK/2	14.31818MHz	24MHz	12MHz
1	1	1	TCLK (Test Clock)	TCLK/2	TCLK/4	TCLK	TCLK/4	TCLK/8

3245 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: $T_A = 0^{\circ}\text{C}$ to 70°C , $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2.0	—	5.5	V
	Input HIGH Level (I/O pins)			2.0	—	V _{CC} +0.5	
V _{IL}	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	—	0.8	V
I _{IH}	Input HIGH Current (Input pins) ⁽⁵⁾	V _{CC} = Max.	V _I = 5.5V	—	—	±1	μA
	Input HIGH Current (I/O pins) ⁽⁵⁾		V _I = V _{CC}	—	—	±1	
I _{IL}	Input LOW Current (Input pins) ⁽⁵⁾		V _I = GND	—	—	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾		V _I = GND	—	—	±1	
IoZH	High Impedance Output Current (3-State Output pins) ⁽⁶⁾	V _{CC} = Max.	V _O = V _{CC}	—	—	±1	μA
IoZL			V _O = GND	—	—	±1	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min.	I _{OH} = -0.1mA	V _{CC} -0.2	—	—	V
		V _{IN} = V _{IH} or V _{IL}	I _{OH} = -8mA COM'L.	V _{CC} -0.6V	3.0	—	
V _{OL}	Output LOW Voltage	V _{CC} = Min.	I _{OL} = 0.1mA	—	—	0.2	V
			V _{IN} = V _{IH} or V _{IL}	I _{OL} = 8mA	—	0.3	
I _{OS}	Short Circuit Current ^(4,6)	V _{CC} = Max., V _O = GND ⁽³⁾		-43	-135	-206	mA
I _{OS}	Short Circuit Current ^(4,7)	V _{CC} = Max., V _O = GND ⁽³⁾		-34	-135	-195	mA
I _{CCZ}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC}		—	3.0	4.0	mA

3245 tbl 05

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 3.3V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- The test limit for this parameter is ±5μA at T_A = -55°C.
- Applies to CPUCLK.
- Applies to PCICLK.

DYNAMIC OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{ODH}	CPUCLK Output HIGH Current	V _{IN} = V _{IH} or V _{IL} ,	V _{CC} = 3.135V (3.3V -5%)	-23		—	mA
		V _{OUT} = 2.4V	V _{CC} = 3.465V (3.3V +5%)	—		-109	
I _{ODH}	PCICLK Output HIGH Current	V _{IN} = V _{IH} or V _{IL} ,	V _{CC} = 3.135V	-14.5		—	mA
		V _{OUT} = 2.4V	V _{CC} = 3.465V	—		-100	
I _{ODL}	CPUCLK Output LOW Current	V _{IN} = V _{IH} or V _{IL} ,	V _{CC} = 3.135V	16		—	mA
		V _{OUT} = 0.4V	V _{CC} = 3.465V	—		40	
I _{ODL}	PCICLK Output LOW Current	V _{IN} = V _{IH} or V _{IL} ,	V _{CC} = 3.135V	9.4		—	mA
		V _{OUT} = 0.4V	V _{CC} = 3.465V	—		38	

NOTES:

3245 tbl 06

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 3.3V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- The test limit for this parameter is ±5μA at T_A = -55°C.

OSCILLATOR CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
Cx1	X1 Input Capacitance			20		pF
Cx2	X2 Output Capacitance			20		pF
I _{IH}	X1 Input HIGH Current	V _{CC} = Max., V _{IN} = V _{CC}		5		μA
I _{IL}	X1 Input LOW Current	V _{CC} = Max., V _{IN} = GND		-5		μA
I _{ODH}	X2 Output HIGH Current	V _{OUT} = V _{CC}		-1		mA
I _{ODL}	X2 Output LOW Current	V _{OUT} = GND		1		mA

3245 tbl 07

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 3.3V, +25°C ambient.
- This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit						
ΔI _{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = V _{CC} - 0.6V	—	2.0	30	μA						
I _C	Total Power Supply Current	V _{CC} = Max. Outputs Open 50% Duty Cycle OE = V _{CC}				mA						
		<table border="1"> <tr> <td>CPUCLK = 50MHz</td> <td>V_{IN} = V_{CC}</td> </tr> <tr> <td>CPUCLK = 60MHz</td> <td>V_{IN} = GND</td> </tr> <tr> <td>CPUCLK = 66.66MHz</td> <td>V_{IN} = GND</td> </tr> </table>	CPUCLK = 50MHz	V _{IN} = V _{CC}	CPUCLK = 60MHz	V _{IN} = GND	CPUCLK = 66.66MHz	V _{IN} = GND	—			
CPUCLK = 50MHz	V _{IN} = V _{CC}											
CPUCLK = 60MHz	V _{IN} = GND											
CPUCLK = 66.66MHz	V _{IN} = GND											
			—									
			—									

3245 tbl 08

NOTES:

- Typical values are at V_{CC} = 3.3V, +25°C ambient.
- Per TTL driven input (V_{IN} = V_{CC} - 0.6V); all other inputs at V_{CC} or GND.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	74FCT3907						Unit
			66.66MHz		60MHz		50MHz		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{CPU}	CPUCLK Period	TBD	15	—	16.7	—	20	—	ns
t _{CPUH}	CPUCLK HIGH Time ⁽³⁾		4	—	4	—	4	—	ns
t _{CPU L}	CPUCLK LOW Time ⁽⁴⁾		4	—	4	—	4	—	ns
t _{R1} , t _{F1}	CPUCLK Rise, Fall Times (Between 0.4V & 2.4V)		0.8	2.0	0.8	2.0	0.8	2.0	ns
t _{SK1(o)}	CPUCLK Output Skew		—	250	—	250	—	250	ps
t _{SK1(p)}	CPUCLK Pulse Skew t _{PLH} -t _{PHL}		—		—		—		ps
t _{PCI}	PCICLK Period		30	—	33.3	—	40	—	ns
t _{PCIH}	PCICLK HIGH Time		12	—	13.3	—	16	—	ns
t _{PCIL}	PCICLK LOW Time		12	—	13.3	—	16	—	ns
t _{R2} , t _{F2}	PCICLK Rise, Fall Time (Between 0.4V & 2.4V)		0.5	2.0	0.5	2.0	0.5	2.0	ns
t _{SK2(o)}	PCICLK Output Skew		—	500	—	500	—	500	ps
t _{SK2(p)}	PCICLK Pulse Skew t _{PLH} -t _{PHL}		—		—		—		ps
t _{SK3(o)}	CPUCLK to PCICLK Output Delay		1.0	5.0	1.0	5.0	1.0	5.0	ns
t _{PS}	CPUCLK, PCICLK Period Stability		—	250	—	250	—	250	ps
t _{CLOCK}	CPUCLK Lock Time		—	2	—	2	—	2	ms
t _{PLOCK}	PCICLK Lock Time		—	3	—	3	—	3	ms
t _{PZL} t _{PZH}	Output Enable Time OE to KBCLK, FDCLK, REFCLK, CPUCLK, PCICLK (Test Mode)		1.5	8.0	1.5	8.0	1.5	8.0	ns
t _{PLZ} t _{PHZ}	Output Disable Time OE to KBCLK, FDCLK, REFCLK, CPUCLK, PCICLK (Test Mode)		1.5	8.0	1.5	8.0	1.5	8.0	ns


NOTES:

3245 tbl 09

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.


TEST WAVEFORMS

PROPAGATION DELAY, OUTPUT SKEW




3245 drw 03

PULSE WIDTH, RISE/FALL TIMES



3245 drw 04

ENABLE AND DISABLE TIMES




3245drw05

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$

ORDERING INFORMATION



3245 drw 06