

HIGH-SPEED 64K x 16 BANK-SWITCHABLE DUAL-PORTED SRAM WITH EXTERNAL BANK SELECTS

ADVANCED IDT707288S/L


FEATURES:

- 64K x 16 Bank-Switchable Dual-Ported SRAM Architecture - Four independent 16K x 16 banks
 - 1 Megabit of memory on chip
- Fast asynchronous address-to-data access time: 20ns
- User-controlled input pins included for bank selects
- Independent port controls with asynchronous address & data busses
- Four 16-bit mailboxes available to each port for interprocessor communications; interrupt option
- Interrupt flags with programmable masking
- · Dual Chip Enables allow for depth expansion without external logic
- $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are available for bus matching to x8 or x16 busses; also support very fast banking
- TTL-compatible, single 5V (±10%) power supply
- Available in a 100-pin Thin Quad Plastic Flatpack (TQFP) and a 108-pin ceramic Pin Grid Array (PGA)

DESCRIPTION:

The IDT707288 is a high-speed 64K x 16 (1M bit) Bank-Switchable Dual-Ported SRAM organized into four independent 16K x 16 banks. The device has two independent ports with separate controls, addresses, and I/O pins for each port, allowing each port to asynchronously access any 16K x 16 memory block not already accessed by the other port. Accesses by the ports into specific banks are controlled via bank select pin inputs under the user's control. Mailboxes are provided to allow inter-processor communications. Interrupts are provided to indicate mailbox writes have occurred. An automatic power down feature controlled by the chip enables $(\overline{CE}_0 \text{ and } CE_1)$ permits the on-chip circuitry of each port to enter a very low standby power mode and allows fast depth expansion.

The IDT707288 offers a maximum address-to-data access time as fast as 20ns, while typically operating on only 900mW of power, and is available in a 100-pin Thin Quad Plastic Flatpack (TQFP) and a 108-pin ceramic Pin Grid Array (PGA).



NOTES:

1. The first six address pins for each port serve dual functions. When MBSEL = VIH, the pins serve as memory address inputs. When MBSEL = VIL, the pins serve as mailbox address inputs.

2. Each bank has an input pin assigned that allows the user to toggle the assignment of that bank between the two ports. Refer to Table I for more details. The IDT logo is a registered trademark of Integrated Device Technology

COMMERCIAL TEMPERATURE RANGE

©1996 Integrated Device Technology, Inc.

DSC-3592/-1

FUNCTIONALITY:

The IDT707288 is a high-speed asynchronous 64K x 16 Bank-Switchable Dual-Ported SRAM, organized in four 16K x 16 banks. The two ports are permitted independent, simultaneous access into separate banks within the shared array. There are four user-controlled Bank Select input pins , and each of these pins is associated with a specific bank within the memory array. Access to a specific bank is gained by placing the associated Bank Select pin in the appropriate state: VIH assigns the bank to the left port, and VIL assigns the bank to the right port (See Truth Table I). Once a bank is assigned to a particular port, the port has full access to read and write within that bank. Each port can be assigned as many banks within the array as needed, up to and including all four banks.

The IDT707288 provides mailboxes to allow inter-processor communications. Each port has four 16-bit mailbox registers available to which it can write and read and which the opposite port can read only. These mailboxes are external to the common SRAM array, and are accessed by setting $\overline{\text{MBSEL}}$ = VIL while setting $\overline{\text{CE}}$ = VIH. Each mailbox has an associated interrupt: a port can generate an interrupt to the opposite port by writing to the upper byte of any one of its four 16-bit mailboxes. The interrupted port can clear the interrupt by reading the upper byte. This read will not alter the contents of the mailbox.

If desired, any source of interrupt can be independently masked via software. Two registers are provided to permit interpretation of interrupts: the Interrupt Cause Register and the Interrupt Status Register. The Interrupt Cause Register gives the user a snapshot of what has caused the interrupt to be generated - the specific mailbox written to. The information

in this register provides post-mask signals: Interrupt sources that have been masked will not be updated. The Interrupt Status Register gives the user the status of all bits that could potentially cause an interrupt regardless of whether they have been masked. Truth Table II gives a detailed explanation of the use of these registers.

PIN NAMES

A0 - A13 ^(1,6)	Address Inputs
BA0 - BA1 (1)	Bank Address Inputs
MBSEL (1)	Mailbox Access Control Gate
BKSEL ⁽²⁾	Bank Select Inputs
	Read/Write Enable
	Output Enable
CE0, CE1 (1)	Chip Enables
$\overline{UB}, \overline{LB}^{(1)}$	I/O Byte Enables
I/O0 – I/O15 ⁽¹⁾	Bidirectional Data Input/Output
	Interrupt Flag (Output) ⁽³⁾
VCC (4)	+5V Power
GND (5)	Ground
NOTES:	3592 tbl 01


NOTES:

1. Duplicated per port.

2. Each bank has an input pin assigned that allows the user to toggle the assignment of that bank between the two ports. Refer to Table I for more details.

- 3. Generated upon mailbox access.
- 4. All Vcc pins must be connected to power supply.
- 5. All GND pins must be connected to ground supply.
- 6. The first six address pins for each port serve dual functions. When MBSEL = VIH, the pins serve as bank address or memory address inputs. When MBSEL = VIL, the pins serve as mailbox address inputs.

PIN CONFIGURATIONS (1,2)



NOTES:

All Vcc pins must be connected to power supply. All GND pins must be connected to ground supply. 2

This text does not indicate orientation of the actual part-marking. 3.

PIN CONFIGURATIONS (CON'T.) (1,2)

	81	80	77	74	72	69	68	65	63	60	57	54					
12	A7R	A8R	A11R	BK SEL3	UBR	I/O13R	I/O10R	NC									
	84	83	78	76	73	70	67	64	61	59	56	53					
11	A4R	A5R	A10R	A13R	LBR	CE1R	R/WR	GND	I/O14R	I/O12R	I/O9R	NC					
	87	86	82	79	75	71	66	62	58	55	51	50					
10	A1R	A2R	A6R	A9R NC CEOR OER I/O15R I/O11R NC I/O8R													
	90	88	85				52	49	47								
09	BAOR	AOR	Азr			NC	Vcc	I/O5R									
	92	91	89	-						48	46	45					
08	BK SEL2	A12R	BA1R	I/O6R I/O4R I/O3R													
	95	94	93							44	43	42					
07	GND	GND	INTR	IDT707288 G108-1													
	96	97	98	-						39	40	41					
06	INTL	BK SEL1	NC	108-Pin PGA ⁽³⁾ I/O1L I/O0L GND													
	99	100	102			Тор	View			35	37	38					
05	A12L	BAOL	Aol							I/O4L	I/O2L	GND					
	101	103	106							31	34	36					
04	BA1L	A1L	A4L							Vcc	I/O5L	I/O3L					
	104	105	1	4	8	12	17	21	25	28	32	33					
03	A2L	АзL	A7L	A10L	BK SEL0	CE1L	GND	I/O14L	I/O10L	NC	I/O7L	I/O6L					
	107	2	5	7	10	13	16	19	22	24	29	30					
02	A5L	A8L	A11L	NC	ŪBL	MB SELL	ŌĒL	GND	I/O13L	I/O11L	NC	I/O8L					
	108	3	6	9	11	14	15	18	20	23	26	27					
01	A6L	A9L	A13L	LBL		Vcc	R/WL	NC	I/O15L	I/O12L	I/O9L	NC					
1	A	В	С	D	E	F	G	Н	J	К	L	M 3592 drw 03					
	=x																

NOTES:

All Vcc pins must be connected to power supply.
All GND pins must be connected to ground supply.
This text does not indicate orientation of the actual part-marking.

ASSIGNING THE BANKS VIA THE EXTERNAL BANK SELECTS

There are four bank select pins available on the IDT707288, and each of these pins is associated with a specific bank within the memory array. The pins are user-controlled inputs: access to a specific bank is assigned to a particular port by setting the input to the appropriate level. The process of assigning the banks is detailed in Truth Table I. Once a bank is assigned to a port, the owning port has full access to read and write within that bank. The opposite port is unable to access that bank until the user reassigns the port. Access by

TRUTH TABLE I – MEMORY BANK ASSIGNMENT (\overline{CE} AND/OR R/ \overline{W} = VIH)^(2,3)

				BANK AND
BKSEL0	BKSEL1	BKSEL2	BKSEL3	DIRECTION ⁽¹⁾
н	Х	Х	Х	BANK 0 LEFT
Х	Н	Х	Х	BANK 1 LEFT
Х	Х	Н	Х	BANK 2 LEFT
X	Х	Х	Н	BANK 3 LEFT
L	Х	Х	Х	BANK 0 RIGHT
Х	L	Х	Х	BANK 1 RIGHT
Х	Х	L	Х	BANK 2 RIGHT
Х	Х	Х	L	BANK 3 RIGHT

NOTES:

3592 tbl 02

- Bank 0 refers to the first 16Kx16 memory spaces, Bank 1 to the second 16Kx16 memory spaces, Bank 2 to the third 16Kx16 memory spaces, and Bank 3 to the fourth 16Kx16 memory spaces. 'LEFT' indicates the bank is assigned to the left port; 'RIGHT' indicates the bank is assigned to the right port.
- 2. The bank select pin inputs must be set at either VIH or VIL these inputs are not tri-statable. When changing the bank select inputs (changing the bank assignments), the device must be write-disabled (CE and/or R/W set to VIH).

3. 'H' = VIH, 'L' = VIL, 'X' = Don't Care.

MAILBOX INTERRUPTS AND INTERRUPT CONTROL REGISTERS

If the user chooses to use the mailbox interrupt function, four mailbox locations are assigned to each port. These mailbox locations are external to the memory array. The mailboxes are accessed by taking $\overline{\text{MBSEL}}$ Low while holding $\overline{\text{CE}}$ High.

The mailboxes are 16 bits wide: the message is userdefined since these are addressable SRAM locations. An interrupt is generated to the opposite port upon writing to the upper byte of any mailbox location. A port can read the message it has just written in order to verify it: this read will not alter the status of the interrupt sent to the opposite port. The interrupted port can clear the interrupt by reading the upper byte of the applicable mailbox. This read will not alter the contents of the mailbox. The use of mailboxes to generate interrupts to the opposite port and the reading of mailboxes to clear interrupts is detailed in Truth Table II.

If desired, any of the mailbox interrupts can be independently masked via software. Masking of the interrupt sources a port to a bank which it does not control will have no effect if written, and if read unknown values on D0-D15 will be returned. Each port can be assigned as many banks within the array as needed, up to and including all four banks.

The bank select pin inputs must be set at either VIH or VIL - these inputs are not tri-statable. When changing the bank select inputs (changing the bank assignments), the device must be write-disabled (\overline{CE} and/or R/ \overline{W} set to VIH).

is done in the Mask Register. The masks are individual and independent: a port can mask any combination of interrupt sources with no effect on the other sources. Each port can modify only its own Mask Register. The use of this register is detailed in Truth Table II.

Two registers are provided to permit interpretation of interrupts: these are the Interrupt Cause Register and the Interrupt Status Register. The Interrupt Cause Register gives the user a snapshot of what has caused the interrupt to be generated - a specific semaphore granted to that port or a specific mailbox written to by the opposite port. The information in this register provides post-mask signals: interrupt sources that have been masked will not be updated. The Interrupt Status Register gives the user the status of all bits that could potentially cause an interrupt regardless of whether they have been masked. The use of the Interrupt Cause Register and the Interrupt Status Register is detailed in Truth Table II.

TRUTH TABLE II – MAILBOX INTERRUPTS (CE = VIH)^(8,9)

ME																										
SEI	R/W	ŪΒ	LΒ	A5	A 4	A3	A2	A1	A0	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	3 D14	D15	DESCRIPTION
L	Х	Х	Х	L	L	L	L	L	L	RE	SER	VED	(7)													RESERVED (7)
L	Х	Х	Х	:	:	:	:	:	:	RE	SER	VED	(7)													RESERVED (7)
L	(1)	(1)	(1)	н	L	L	L	L	L	х	Х	Х	х	Х	х	Х	х	Х	Х	Х	Х	х	Х	Х	Х	MAILBOX 0 - SET INTERRUPT ON OPPOSITE PORT
L	(1)	(1)	(1)	н	L	L	L	L	Н	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	MAILBOX 1 - SET INTERRUPT ON OPPOSITE PORT
L	(1)	(1)	(1)	н	L	L	L	Н	L	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	MAILBOX 2 - SET INTERRUPT ON OPPOSITE PORT
L	(1)	(1)	(1)	н	L	L	L	Н	н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	MAILBOX 3 - SET INTERRUPT ON OPPOSITE PORT
F	н	(2)	(2)	н	L	L	н	L	L	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	MAILBOX 0 - CLEAR OPPOSITE PORT INTERRUPT
¥	Н	(2)	(2)	н	L	L	н	L	н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	MAILBOX 1 - CLEAR OPPOSITE PORT INTERRUPT
٦Ł	н	(2)	(2)	н	L	L	н	Н	L	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	MAILBOX 2 - CLEAR OPPOSITE PORT INTERRUPT
F	н	(2)	(2)	н	L	L	н	Н	Н	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	MAILBOX 3 - CLEAR OPPOSITE PORT INTERRUPT
L	(3)	(3)	(3)	н	L	Н	L	L	L	(4)	(4)	(4)	(4)	(5)	(5)	(5)	(5)	(6)	(6)	(6)	(6)	Х	Х	Х	Х	MAILBOX INTERRUPT CONTROLS
L	Х	Х	Х		:	:	:	:	:	RE	SER	VED	(7)													RESERVED (7)
L	Х	Х	х	Н	Н	Н	н	Н	Н	RE	SER	VED	(7)													RESERVED (7)

NOTES:

3592 tbl 03

- 1. There are four independent mailbox locations available to each side, external to the standard memory array. The mailboxes can be written to in either 8-bit or 16-bit widths. The upper byte of each mailbox has an associated interrupt to the opposite port. The mailbox interrupts can be individually masked if desired, and the status of the interrupt determined by polling the Interrupt Status Register (see Note 6 for this table). A port can read its own mailboxes to verify the data written, without affecting the interrupt which is sent to the opposite port.
- 2. These registers allow a port to read the data written to a specific mailbox location by the opposite port. Reading the upper byte of the data in a particular mailbox clears the interrupt associated with that mailbox without modifying the data written. Once the address and R/W are stable, the actual clearing of the interrupt is triggered by the transition of MBSEL from VIH to VIL.
- 3. This register contains the Mask Register (bits D0-D3), the Interrupt Cause Register (bits D4-D7), and the Interrupt Status Register (bits D8-D11). The controls for R/W, UB, and LB are manipulated in accordance with the appropriate function. See Notes 4, 5, and 6 for this table. Bits D12-D15 are "Don't Care".
- 4. This register, the Mask Register, allows the user to independently mask the various interrupt sources. Writing VIH to the appropriate bit ($D_0 = Mailbox 0, D_1 = Mailbox 1, D_2 = Mailbox 2, and D_3 = Mailbox 3$) disables the interrupt, while writing VIL enables the interrupt. All four bits in this register must be written at the same time. This register can be read at any time to verify the mask settings. The masks are individual and independent: any single interrupt source can be masked with no effect on the other sources. Each port can modify only its own mask settings.
- 5. This register, the Interrupt Cause Register, gives the user a snapshot of what has caused the interrupt to be generated. Reading VoL for a specific bit (D4 = Mailbox 0, D5 = Mailbox 1, D6 = Mailbox 2, and D7 = Mailbox 3) indicates that the associated interrupt source has generated an interrupt. Acknowledging the interrupt clears the bit in this register (see Note 2 for this table). This register provides post-mask information: if the interrupt source has been masked, the associated bit in this register will not update.
- 6. This register, the Interrupt Status Register, gives the user the status of all interrupt sources that could potentially cause an interrupt regardless of whether they have been masked. Reading VoL for a specific bit (D₈ = Mailbox 0, D₉ = Mailbox 1, D₁₀ = Mailbox 2, and D₁₁ = Mailbox 3) indicates that the associated interrupt source has generated an interrupt. Acknowledging the interrupt clears the associated bit in this register (see Note 2 for this table). This register provides pre-mask information: regardless of whether an interrupt source has been masked, the associated bit in this register will update.
- 7. Access to registers defined as "RESERVED" will have no effect, if written, and if read unknown values on D0-D15 will be returned.
- 8. These registers are not guaranteed to initialize in any known state. At power-up, the initialization sequence should include the set-up of these registers.
- 9. 'L' = VIL or VOL, 'H' = VIH or VOH, 'X' = Don't Care.

ORDERING INFORMATION

