

## LOW POWER 3V CMOS SRAM 1 MEG (128K x 8-BIT)

### ADVANCE INFORMATION IDT71L024

### FEATURES:

- 128K x 8 Organization
- Wide Operating Voltage Range: 2.7V to 3.6V
- Speed Grades: 70ns, 100ns
- Low Operating Power: 25mA (max)
- Low Standby Power: 5µA (max)
- Low-Voltage Data Retention: 1.5V (min)
- Available in 32-pin, 13.4mm x 8mm Type I TSOP package


### **DESCRIPTION:**

The IDT71L024 is a 1,048,576-bit very low-power Static RAM organized as 128K x 8. It is fabricated using IDT's high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for low-power memory needs. It uses a 6-transistor memory cell.

All input and output signals of the IDT71L024 are LVTTLcompatible and operation is from a single extended-range 3.3V supply. This extended supply range makes the device ideally suited for unregulated battery-powered applications. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71L024 is packaged in a JEDEC standard 32-pin TSOP Type I.

### FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES

### **PIN CONFIGURATIONS**

A11	1 0 32 2 31 3 30 4 29 5 28 6 27 7 26 8 TSOP (I) 25 9 24 10 23 11 22 12 21 13 20 14 19	OE        A10        CS1        I/O7        I/O6        I/O5        I/O4        I/O3        VSS        I/O2        I/O1        I/O0        A0        A1
A6 🗆	14 19	A1
A5 □ A4 □	15  18    16  17	А2 Аз

3778 drw 02

TSOP **TOP VIEW** 

# TRUTH TABLE<sup>(1)</sup>

CS1	CS2	ŌĒ	WE	I/O0-I/O7	Function
Н	Х	Х	Х	High-Z	Deselected - Standby
X	L	Х	Х	High-Z	Deselected - Standby
L	Н	L	Н	DATAOUT	Read
L	Н	Х	L	DATAIN	Write
L	Н	Н	Н	High-Z	Outputs Disabled
NOTE:					3778 tbl 02

 $1.H = V_{IH}, L = V_{IL}, X = Don't$  care.

### **PIN DESCRIPTIONS**

A0 – A16	Address Inputs	Input
CS1	Chip Select	Input
CS2	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
I/O0 - I/O7	Data Input/Output	I/O
Vdd	Power	Pwr
Vss	Ground	Gnd
-		2770 thi 01

3778 tbl 01

## CAPACITANCE

### (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	рF
Ci/O	I/O Capacitance	Vout = 3dV	7	pF
NOTE:				

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Com'l. and Ind'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with	-0.5 to +4.6	V
	Respect to VSS		
VTERM <sup>(3)</sup>	Terminal Voltage with	-0.5 to VDD+0.5V	V
	Respect to VSS		
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
Ιουτ	DC Output Current	20	mA
NOTES:			3778 tbl 03

#### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VDD terminals only.

3. Input, Output, and I/O terminals; 4.6V maximum.

### **RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Temperature	Vss	Vdd
0°C to +70°C	0V	2.7V to 3.6V
-40°C to +85°C	0V	2.7V to 3.6V
	0°C to +70°C	0°C to +70°C 0V

3778 tbl 04

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit		
Vdd	Supply Voltage	2.7	3.0	3.6	V		
Vss	Ground	0	0	0	V		
Vін	Input High Voltage	2.0	_	Vdd+0.3 <sup>(1)</sup>	V		
VIL	Input Low Voltage	-0.3(2)	_	0.8	V		
NOTE							

NOTE:

3778 tbl 05

1. VIH (max.) = VDD + 1.5V for pulse width less than 5ns, once per cycle.

2. VIL (min.) = −1.5V for pulse width less than 5ns, once per cycle.

### DC ELECTRICAL CHARACTERISTICS

VDD = 2.7V to 3.6V, Commercial and Industrial Temperature Ranges

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
LI	Input Leakage Current	VDD = Max., VIN = VSS to VDD	—	1	μΑ
ILO	Output Leakage Current	VDD = Max., $\overline{CS}$ = VIH, VOUT = VSS to VDD	—	1	μΑ
Vон	Output High Voltage	IOH = $-1mA$ , VDD = Min.	2.4	_	V
Vol	Output Low Voltage	IOL = 2mA, VDD = Min.	—	0.4	V

3778 tbl 07

## DC ELECTRICAL CHARACTERISTICS<sup>(1, 2)</sup>

VDD = 2.7 to 3.6V, VLC = 0.2V, VHC = VDD-0.2V, Commercial and Industrial Temperature Ranges

Symbol	Parameter	Test Conditions		Тур. <sup>(5)</sup>	Max.	Unit
ICC2	Dynamic Operating Current	$\overline{CS1}$ = VLC, CS2 = VHC, Outputs Open,	-70 ns	_	25	mA
		$VDD = 3.6V, f = fMAX^{(3)}$	-100 ns		18	
Icc	Static Operating Current	$\overline{CS1} = V_{LC}, CS2 = V_{HC}, Outputs Open, \\ \overline{WE} = V_{HC}, V_{DD} = 3.6V, f = 0^{(4)}$		—	5	mA
ISB1	Standby Supply Current	$\overline{\text{CS1}}$ and $\text{CS2} = \text{VHC}$ , or $\text{CS2} = \text{VLC}$ ,	-40 to 85°C	—	10	μA
		Outputs Open, VDD = 3.6V	0 to 70°C	—	5	
			40°C	—	2	
			25°C	—	1	

NOTES:

1. All values are maximum guaranteed values.

2. Input low and high voltage levels are 0.2V and VDD-0.2V respectively for all tests.

3. fMAX = 1/tRC (all address inputs are cycling at fMAX).

4. f = 0 means no address input lines are changing.

5. Typical conditions are VDD = 3.0V and specified temperature.

3778 tbl 08

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(VLC = 0.2V, VHC = VDD - 0.2V)


Symbol	Parameter	Test Condition	Min.	Тур. <sup>(1)</sup>	Max.	Unit
Vdr	Vcc for Data Retention	_	1.5	_	—	V
ICCDR	Data Retention Current	1) $\overline{CS1} \ge VHC$ and $CS2 \ge VHC$	_	<1	5	μA
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	or 2) CS2 ≤ VLC	0	_	—	ns
tR <sup>(3)</sup>	Operation Recovery Time		tRC <sup>(2)</sup>	_	—	ns

#### NOTES:

1.  $T_A = +25^{\circ}C$ . 2.  $t_{RC} = Read Cycle Time$ .

3. This parameter is guaranteed by device characterization, but is not production tested.

### LOW VDD DATA RETENTION WAVEFORM




### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 2.5V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1

3778 tbl 10

### AC TEST LOAD



\*Including jig and scope capacitance.


Figure 1. AC Test Load

### AC ELECTRICAL CHARACTERISTICS (VDD = 2.7 to 3.6V, All Temperature Ranges)


		71L02	24L70	71L02	24L100	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
Read Cycle	)		•			
tRC	Read Cycle Time	70	—	100	—	ns
tAA	Address Access Time	_	70	_	100	ns
tacs	Chip Select Access Time	_	70		100	ns
tCLZ <sup>(1)</sup>	Chip Select Low to Output in Low-Z	10		10	—	ns
tCHZ <sup>(1)</sup>	Chip Select High to Output in High-Z	_	25	_	30	ns
tOE	Output Enable Low to Output Valid	_	35	_	50	ns
tolz <sup>(1)</sup>	Output Enable Low to Output in Low-Z	5	_	5	_	ns
toHz <sup>(1)</sup>	Output Enable High to Output in High-Z	_	25	_	30	ns
tOH	Output Hold from Address Change	10		15	_	ns
Write Cycle	• •					
twc	Write Cycle Time	70	_	100	_	ns
tAW	Address Valid to End of Write	65		80	—	ns
tCW	Chip Select Low to End of Write	65	—	80	—	ns
tAS	Address Set-up Time	0	_	0	_	ns
tWR	Address Hold from End of Write	0	_	0	_	ns
tWP	Write Pulse Width	55		70	_	ns
tDW	Data Valid to End of Write	30	_	40	_	ns
tDH	Data Hold Time	0	_	0	_	ns
tow <sup>(1)</sup>	Write Enable High to Output in Low-Z	5	_	5	_	ns
twHz <sup>(1)</sup>	Write Enable Low to Output in High-Z		25		30	ns
OTE:		I	1	1		1 3778 tbl 11

1. This parameter is guaranteed by device characterization, but is not production tested.

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




#### NOTES:

- 1.  $\overline{\text{WE}}$  is HIGH for Read Cycle.
- 2. Device is continuously selected;  $\overline{CS1}$  is LOW and CS2 is HIGH.
- Address must be valid prior to or coincident with the later of CS1 transition LOW and CS2 transition HIGH; otherwise tAA is the limiting parameter.
  OE is LOW.
- 5. Transition is measured  $\pm 200$  mV from steady state.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)<sup>(1, 2, 5)</sup>




TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS1 AND CS2 CONTROLLED TIMING)<sup>(1,2,5)</sup>



#### NOTES:

- 1.  $\overline{\text{WE}}$  or  $\overline{\text{CS1}}$  must be HIGH, or CS2 must be LOW during all address transitions.
- 2. A write occurs during the overlap of a LOW CS1, HIGH CS2, and a LOW WE.
- 3. twR is measured from the earlier of either CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS1 LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twHz + tbw to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.

### ORDERING INFORMATION



3778 drw 11