

| Conte |  |  |
| :---: | :---: | :---: |
| Page | Section | Title |
| 4 | 1. | Introduction |
| 4 | 1.1. | BSP 3505D Integrated Functions |
| 4 | 1.2. | Features of the DSP-Section |
| 4 | 1.3. | Features of the Analog Section |
| 5 | 2. | Architecture of the BSP 3505D |
| 5 | 2.1. | Analog Section and SCART Switching Facilities |
| 5 | 2.1.1. | Standby Mode |
| 6 | 2.2. | BSP 3505DAudio Baseband Processing |
| 6 | 2.3. | Clock and Crystal Specifications |
| 6 | 2.4. | Digital Control Output Pins |
| 7 | 3. | $\mathrm{I}^{2} \mathrm{C}$ Bus Interface: Device and Subaddresses |
| 8 | 3.1. | Protocol Description |
| 9 | 3.2. | Proposal for BSP 3505D 1²C Telegrams |
| 9 | 3.2.1. | Symbols |
| 9 | 3.2.2. | Write Telegrams |
| 9 | 3.2.3. | Read Telegrams |
| 9 | 3.2.4. | Examples |
| 10 | 3.3. | Start Up Sequence: Power Up and $\mathrm{I}^{2} \mathrm{C}$-Controlling |
| 11 | 4. | Programming the BSP 3505D |
| 11 | 4.1. | Register 'MODE_REG' |
| 12 | 4.2 | DSP Write Registers: Table and Addresses |
| 12 | 4.3. | DSP Read Registers: Table and Addresses |
| 13 | 4.4. | DSP Write Registers: Functions and Values |
| 13 | 4.4.1. | Volume Loudspeaker Channel |
| 14 | 4.4.2. | Balance Loudspeaker Channel |
| 14 | 4.4.3. | Bass Loudspeaker Channel |
| 15 | 4.4.4. | Treble Loudspeaker Channel |
| 15 | 4.4.5. | Loudness Loudspeaker Channel |
| 16 | 4.4.6. | Spatial Effects Loudspeaker Channel |
| 17 | 4.4.7. | Volume SCART1 |
| 17 | 4.4.8. | Channel Source Modes |
| 17 | 4.4.9. | Channel Matrix Modes |
| 17 | 4.4.10. | SCART Prescale |
| 18 | 4.4.11. | Definition of Digital Control Output Pins |
| 18 | 4.4.12. | Definition of SCART-Switching Facilities |
| 18 | 4.4.13. | Beeper |
| 19 | 4.4.14. | Automatic Volume Correction (AVC) |
| 19 | 4.5. | DSP Read Registers: Functions and Values |
| 19 | 4.5.1. | Quasi-Peak Detector |
| 20 | 4.5.2. | BSP Hardware Version Code |
| 20 | 4.5.3. | BSP Major Revision Code |
| 20 | 4.5.4. | BSP Product Code |
| 20 | 4.5.5. | BSP ROM Version Code |

## Contents, continued

| Page | Section | Title |
| :--- | :--- | :--- |
| $\mathbf{2 1}$ | 5. | Specifications |
| 21 | 5.1. | Outline Dimensions |
| 23 | 5.2. | Pin Connections and Short Descriptions |
| 26 | 5.3. | Pin Configurations |
| 30 | 5.4. | Pin Circuits |
| 31 | 5.5. | Electrical Characteristics |
| 31 | 5.5 .1. | Absolute Maximum Ratings |
| 32 | 5.5 .2. | Recommended Operating Conditions |
| 34 | 5.5 .3. | Characteristics |
| $\mathbf{3 7}$ | $\mathbf{6 .}$ | Application Circuit |
| $\mathbf{4 0}$ | 7. | Appendix A: BSP 3505D Version History |
| $\mathbf{4 0}$ | 8. | Data Sheet History |

## Baseband Sound Processor

Release Notes: The hardware description in this document is valid for the BSP 3505D version A2.

## 1. Introduction

The BSP 3505D is designed as a single-chip Baseband Sound Processor for applications in analog and digital TV sets, video recorders, and satellite receivers.

The IC is produced in submicron CMOS technology, and is fully pin and software compatible to the MSP 34xx family. The BSP 3505D is available in a PLCC68, PSDIP64, PSDIP52, PQFP80, and in a PQFP44 package.

Note: The BSP 3505D version has reduced control registers and less functional pins. The remaining registers are software compatible to the MSP 34xxD. The pinning is compatible to the MSP $34 x x D$.

### 1.1. BSP 3505D Integrated Functions

- Stereo baseband input via integrated A/D converters
- Two stereo D/A converters
- AVC: Automatic Volume Correction
- Bass, treble, volume, loudness processing
- Full SCART in/out matrix without restrictions
- spatial effect (pseudostereo / basewidth enlargement)
- Digital control output pins D_CTR_OUT0/1
- Reduction of necessary controlling
- Less external components


### 1.2. Features of the DSP-Section

- flexible selection of audio sources to be processed
- digital baseband processing: volume, bass, treble, loudness, and spatial effects
- simple controlling of volume, bass, treble, loudness, and spatial effects


### 1.3. Features of the Analog Section

- two selectable analog stereo audio baseband inputs (= two SCART inputs)
input level: $\leq 2 \vee R M S$, input impedance: $\geq 25 \mathrm{k} \Omega$
- one selectable analog mono input:
input level: $\leq 2 \mathrm{~V}$ RMS,
input impedance: $\geq 15 \mathrm{k} \Omega$
- stereo high-quality A/D converter, S/N-Ratio: $\geq 85 \mathrm{~dB}$
-20 Hz to 20 kHz bandwidth for SCART-to-SCARTcopy facilities
- loudspeaker: stereo four-fold oversampled D/A-converter
output level per channel: max. 1.4 VRMS
output resistance: max. $5 \mathrm{k} \Omega$
$\mathrm{S} / \mathrm{N}$-ratio: $\geq 85 \mathrm{~dB}$ at maximum volume
max. noise voltage in mute mode: $\leq 10 \mu \mathrm{~V}$
(BW: 20 Hz ... 16 kHz )
- stereo four-fold oversampled D/A converter supplying a stereo SCART-output
output level per channel: max. 2 V RMS, output resistance: max. $0.5 \mathrm{k} \Omega$,
S/N-Ratio: $\geq 85 \mathrm{~dB}(20 \mathrm{~Hz} . . .16 \mathrm{kHz})$


Fig. 1-2: Main I/O Signals BSP 3505D


Fig. 1-1: Typical BSP 3505D application

## 2. Architecture of the BSP 3505D

Fig. 2-2 shows a simplified block diagram of the IC. Its architecture is split into two main functional blocks:

1. DSP (digital signal processing) section performing audio baseband processing
2. analog section containing two A/D-converters, four D/A-converters, and SCART-switching facilities.

### 2.1. Analog Section and SCART Switching Facilities

The analog input and output sections include full matrix switching facilities, which are shown in Fig. 2-1.

The switches are controlled by the ACB bits defined in the audio processing interface (see section 4. Programming the BSP 3505D).

### 2.1.1. Standby Mode

If the BSP 3505D is switched off by first pulling STANDBYQ low, and then disconnecting the 5 V , but keeping the 8 V power supply ('Standby'-mode), the switches S1 and S2 (see Fig. 2-1) maintain their position and function. This facilitates the copying from selected SCART-inputs to SCART-output in the TV-set's standby mode.

In case of power-on start or starting from standby, the IC switches automatically to the default configuration, shown in Fig. 2-1. This action takes place after the first ${ }^{2} \mathrm{C}$ transmission into the DSP part. By transmitting the ACB register first, the individual default setting mode of the TV set can be defined.


Fig. 2-1: SCART-Switching Facilities (see 4.4.12.) positions show the default configuration after Power On Reset.
Note: SCART_OUT is undefined after RESET!


Fig. 2-2: Architecture of the BSP 3505D

### 2.2. BSP 3505D Audio Baseband Processing

All audio baseband functions are performed by digital signal processing (DSP). The DSP functions are grouped into three processing parts: input preprocessing, channel source selection, and channel postprocessing (see Fig. 2-3).

The input preprocessing is intended to form a standardized signal level.

All input and output signals can be processed simultaneously.

### 2.3. Clock and Crystal Specifications

Remark on using the crystal: External capacitors at each crystal pin to ground are required. The higher the capacitors, the lower the clock frequency results.

The nominal free running frequency should match the center of the tolerance range between 18.433 and 18.431 MHz as closely as possible.

### 2.4. Digital Control Output Pins

The static level of two output pins of the BSP 3505D (D_CTR_OUTO/1) is switchable between HIGH and LOW by means of the $\mathrm{I}^{2} \mathrm{C}$-bus. This enables the controlling of external hardware controlled switches or other devices via $\mathrm{I}^{2} \mathrm{C}$-bus (see section 4.4.11.)


Fig. 2-3: Audio Baseband Processing (DSP-Firmware)

## 3. $1^{2} \mathrm{C}$ Bus Interface: Device and Subaddresses

As a slave receiver, the BSP 3505D can be controlled via ${ }^{2} \mathrm{C}$ bus. Access to internal memory locations is achieved by subaddressing. The DSP processor part has its own subaddressing register bank.

In order to allow for more BSP or MSP ICs to be connected to the control bus, an ADR_SEL pin has been implemented. With ADR_SEL pulled to high, low, or left open, the BSP 3505D responds to changed device addresses. Thus, three identical devices can be selected.

By means of the RESET bit in the CONTROL register, all devices with the same device address are reset.

The IC is selected by asserting a special device address in the address part of an $\mathrm{I}^{2} \mathrm{C}$ transmission. A device address pair is defined as a write address ( 80,84 , or $88_{\text {hex }}$ ) and a read address ( 81,85 , or $89_{\text {hex }}$ ). Writing is done by sending the device write address first, followed by the subaddress byte, two address bytes, and two data bytes. Reading is done by sending the device write address, followed by the subaddress byte and two address bytes. Without sending a stop condition, reading of the addressed data is completed by sending the device read address ( 81,85 , or $89_{\text {hex }}$ ) and reading two bytes of data.

Refer to Fig. 3-1: $I^{2} \mathrm{C}$ Bus Protocol and section 3.2. Proposal for BSP 3505D ${ }^{2} \mathrm{C}$ Telegrams.

Due to the internal architecture of the BSP 3505D the IC cannot react immediately to an $I^{2} \mathrm{C}$ request. The typical response time is about 0.3 ms for the DSP processor part. If the receiver (BSP) can't receive another complete byte of data until it has performed some other function; for example, servicing an internal interrupt, it can hold the clock line ${ }^{2}$ C_CL LOW to force the transmitter into a wait state. The positions within a transmission where this may happen are indicated by 'Wait' in section 3.1. The maximum Wait-period of the BSP during normal operation mode is less than 1 ms .
$1^{2} \mathrm{C}$-Bus conditions caused by BSP hardware problems: In case of any internal error, the BSPs wait-period is extended to 1.8 ms . Afterwards, the BSP does not acknowledge (NAK) the device address. The data line will be left HIGH by the BSP and the clock line will be released. The master can then generate a STOP condition to abort the transfer.

By means of NAK, the master is able to recognize the error state and to reset the IC via $I^{2} \mathrm{C}$-Bus. While transmitting the reset protocol (s. 5.2.4.) to 'CONTROL', the master must ignore the not acknowledge bits (NAK) of the BSP.

A general timing diagram of the $I^{2} \mathrm{C}$ Bus is shown in Fig. 3-2.

Table 3-1: ${ }^{2} \mathrm{C}$ Bus Device Addresses

| ADR_SEL | Low |  | High |  | Left Open |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Mode | Write | Read | Write | Read | Write | Read |
| BSP device address | $80_{\text {hex }}$ | $81_{\text {hex }}$ | $84_{\text {hex }}$ | $85_{\text {hex }}$ | $88_{\text {hex }}$ | $89_{\text {hex }}$ |

Table 3-2: ${ }^{2} \mathrm{C}$ Bus Subaddresses

| Name | Binary Value | Hex Value | Mode | Function |
| :--- | :--- | :--- | :--- | :--- |
| CONTROL | 00000000 | 00 | Write | software reset |
| TEST | 00000001 | 01 | Write | only for internal use |
| WR_DSP | 00010010 | 12 | Write | write address DSP |
| RD_DSP | 00010011 | 13 | Write | read address DSP |

Table 3-3: Control Register (Subaddress: 00 hex

| Name | Subaddress | MSB | $\mathbf{1 4}$ | $\mathbf{1 3 . . 1}$ | LSB |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CONTROL | $00_{\text {hex }}$ | $1:$ RESET <br> $0:$ normal | 0 | 0 | 0 |

### 3.1. Protocol Description

## Write to DSP

| S | write <br> device <br> address | Wait | ACK | sub-addr | ACK | addr-byte <br> high | ACK | addr-byte low | ACK | data-byte high | ACK | data-byte low | ACK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Read from DSP

| S | write device address | Wait | ACK | sub-addr | ACK | addr-byte high | ACK | addr-byte low | ACK | S | read device address | Wait | ACK | data-byte high | data-byte low |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Write to Control or Test Registers

| $S$ | write <br> device <br> address | Wait ACK | sub-addr | ACK | data-byte high | ACK | data-byte low |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Note: $\mathrm{S}=\quad \mathrm{I}^{2} \mathrm{C}$-Bus Start Condition from master
$\mathrm{P}=\quad \mathrm{I}^{2} \mathrm{C}$-Bus Stop Condition from master
ACK $=$ Acknowledge-Bit: LOW on $1^{2}$ C_DA from slave (=BSP, gray) or master (=CCU, hatched)
NAK = Not Acknowledge-Bit: HIGH on I²C_DA from master (=CCU, hatched) to indicate 'End of Read' or from BSP indicating internal error state
Wait $=1^{2}$ C-Clock line held low by the slave $(=B S P)$ while interrupt is serviced $(<1.8 \mathrm{~ms})$


Fig. 3-1: $I^{2} \mathrm{C}$ bus protocol
(MSB first; data must be stable while clock is high)
(Data: MSB first)


Fig. 3-2: ${ }^{2} \mathrm{C}$ bus timing diagram

### 3.2. Proposal for BSP 3505D $I^{2} \mathrm{C}$ Telegrams

### 3.2.1. Symbols

daw write device address
dar read device address
< Start Condition
> Stop Condition
aa Address Byte
dd Data Byte

### 3.2.2. Write Telegrams

<daw 00 do 00> write to CONTROL register
<daw 12 aa aa dd dd> write data into DSP

### 3.2.3. Read Telegrams

<daw 13 aa aa <dar dd dd> read data from DSP

### 3.2.4. Examples

\(\left.\begin{array}{llllll}<80 \& 00 \& 80 \& 00> \& \& RESET BSP statically <br>
<80 \& 00 \& 00 \& 00> \& \& clear RESET <br>

<80 \& 12 \& 00 \& 08 \& 02 \& 20\end{array}\right) \quad\)| set loudspeaker channel source |
| :--- |

### 3.3. Start Up Sequence: Power Up and $\mathrm{I}^{2} \mathrm{C}$-Controlling

After power on or RESET (see Fig. 3-3), the IC is in an inactive state. The CCU has to transmit the required coefficient set for a given operation via the $\mathrm{I}^{2} \mathrm{C}$ bus. Initialization must start with the MODE Register.

The reset pin should not be $>0.45^{*}$ DVSUP (see recommended conditions) before the 5 Volt digital power supply (DVSUP) and the analog power supply (AVSUP) are $>4.75$ Volt AND the BSP clock is running. (Delay: 0.5 ms typ, 2 ms max)

This means, if the reset low-high edge starts with a delay of 2 ms after DVSUP and AVSUP $>4,75$ Volt, even under worst case conditions, the reset is ok.


Fig. 3-3: Power-up sequence

Note: The reset should not reach high level before the oscillator has started. This requires a reset delay of >2 ms

## 4. Programming the BSP 3505D

### 4.1. Register 'MODE_REG'

The register 'MODE_REG' contains the control bits determining the operation mode of the BSP 3505D; Table 4-1 explains all bit positions.

Table 4-1: Control word 'MODE_REG': All bits are " 0 " after power-on-reset

| Register | Protocol | Write Address (hex) | Function |
| :--- | :--- | :--- | :--- |
| MODE_REG | long | 0083 | mode register |
| Bit | Function | Comment | Definition |
| $[0]$ | not used |  | must be 0 |
| $[1]$ | DCTR_TRI | Digital_Control_Output tristate | $0:$ active <br> $1:$ tristate |
| $[2]$ | not used |  | must be 1 |
| $[3-4]$ | not used |  | must be 0 |
| $[5]$ | not used |  | must be 1 |
| $[6-9]$ | not used |  | must be 0 |
| $[10-15]$ | not used |  | must be 0 |

### 4.2. DSP Write Registers: Table and Addresses

Table 4-2: DSP Write Registers; Subaddress: $12_{\text {hex }}$; if necessary these registers are readable as well.

| DSP Write Register | Address | High/ Low | Adjustable Range, Operational Modes | Reset Mode |
| :---: | :---: | :---: | :---: | :---: |
| Volume loudspeaker channel | 0000hex | H | [ +12 dB ... -114 dB, MUTE] | MUTE |
| Volume / Clipping Mode loudspeaker |  | L | 1/8 dB Steps / Reduce Vol., Tone, Comprom. | $00_{\text {hex }}$ |
| Balance loudspeaker channel [L/R] | 0001 ${ }_{\text {hex }}$ | H | [ $0 . .100 / 100 \%$ and vv][-127..0/0 dB and vv] | 100\%/100\% |
| Balance Mode loudspeaker |  | L | [Linear mode / logarithmic mode] | linear mode |
| Bass loudspeaker channel | 0002hex | H | [+12 dB ... -12 dB] | 0 dB |
| Treble loudspeaker channel | 0003hex | H | $[+12 \mathrm{~dB} . . .-12 \mathrm{~dB}]$ | 0 dB |
| Loudness loudspeaker channel | 0004hex | H | $[0 \mathrm{~dB} \ldots+17 \mathrm{~dB}$ ] | 0 dB |
| Loudness Filter Characteristic |  | L | [NORMAL, SUPER_BASS] | NORMAL |
| Spatial effect strength loudspeaker ch. | 0005hex | H | [-100\%...OFF...+100\%] | OFF |
| Spatial effect mode/customize |  | L | [SBE, SBE+PSE] | SBE+PSE |
| Volume SCART1 channel | 0007 hex | H | [ 00 hex $\left.^{\text {... }} 7 \mathrm{~F}_{\text {hex }}\right]$, [+12 dB ... -114 dB, MUTE] | $00_{\text {hex }}$ |
| Volume / Mode SCART1 channel |  | L | [Linear mode / logarithmic mode] | linear mode |
| Loudspeaker channel source | 0008hex | H | [SCART] | FM/AM |
| Loudspeaker channel matrix |  | L | [SOUNDA, SOUNDB, STEREO, MONO] | SOUNDA |
| SCART1 channel source | 000A ${ }_{\text {hex }}$ | H | [SCART] | FM/AM |
| SCART1 channel matrix |  | L | [SOUNDA, SOUNDB, STEREO, MONO] | SOUNDA |
| Quasi-peak detector source | 000Chex | H | [SCART] | FM/AM |
| Quasi-peak detector matrix |  | L | [SOUNDA, SOUNDB, STEREO, MONO] | SOUNDA |
| Prescale SCART | 000D ${ }_{\text {hex }}$ | H | [ $00{ }_{\text {hex }} \ldots . .7 \mathrm{~F}_{\text {hex }}$ ] | $0^{0}$ hex |
| ACB Register (SCART Switching Facilities) | 0013 hex | H/L | Bits [15..0] | $0^{0}$ hex |
| Beeper | 0014 ${ }_{\text {hex }}$ | H/L | [ $\left.00{ }_{\text {hex }} \ldots . .7 \mathrm{~F}_{\text {hex }}\right] /\left[00_{\text {hex }} \ldots . .7 \mathrm{~F}_{\text {hex }}\right]$ | 0/0 |
| Automatic Volume Correction | 0029 hex | H | [off, on, decay time] | off |

### 4.3. DSP Read Registers: Table and Addresses

Table 4-3: DSP Read Registers; Subaddress: $13_{\text {hex }}$

| DSP Read Register | Address | High/Low | Output Range |  |
| :--- | :--- | :--- | :--- | :--- |
| Quasi peak readout left | $0019_{\text {hex }}$ | H\&L | $\left[00_{\text {hex }} \ldots 7 F F F_{\text {hex }}\right]$ | 16 bit two's complement |
| Quasi peak readout right | $001 A_{\text {hex }}$ | H\&L | $\left[00_{\text {hex }} \ldots 7 F F F_{\text {hex }}\right]$ | 16 bit two's complement |

### 4.4. DSP Write Registers: Functions and Values

Write registers are 16 bit wide, whereby the MSB is denoted bit [15]. Transmissions via ${ }^{2} \mathrm{C}$ bus have to take place in 16 -bit words. Some of the defined 16 -bit words are divided into low [7..0] and high [15..8] byte, or in an other manner, thus holding two different control entities. All write registers are readable. Unused parts of the 16-bit registers must be zero. Addresses not given in this table must not be written at any time!

### 4.4.1. Volume Loudspeaker Channel

| Volume Loudspeaker | 0000 ${ }_{\text {hex }}$ | [15..4] |
| :---: | :---: | :---: |
| +12 dB | 011111110000 | 7F0 ${ }_{\text {hex }}$ |
| +11.875 dB | 011111101110 | 7EE ${ }_{\text {hex }}$ |
| +0.125 dB | 011100110010 | 732 hex |
| 0 dB | 011100110000 | $730_{\text {hex }}$ |
| $-0.125 \mathrm{~dB}$ | 011100101110 | 72E ${ }_{\text {hex }}$ |
| -113.875 dB | 000000010010 | 012hex |
| -114 dB | 000000010000 | 010 hex |
| Mute | $\begin{aligned} & 000000000000 \\ & \text { RESET } \end{aligned}$ | $000_{\text {hex }}$ |
| Fast Mute | 111111111110 | FFE ${ }_{\text {hex }}$ |

The highest given positive 8-bit number ( $7 \mathrm{~F}_{\text {hex }}$ ) yields in a maximum possible gain of 12 dB . Decreasing the volume register by 1 LSB decreases the volume by 1 dB . Volume settings lower than the given minimum mute the output. With large scale input signals, positive volume settings may lead to signal clipping.

The BSP 3505D loudspeaker volume function is divided up in a digital and an analog section.

With Fast Mute, volume is reduced to mute position by digital volume only. Analog volume is not changed. This reduces any audible DC plops. Going back from Fast Mute should be done to the volume step before Fast Mute was activated.

| Clipping Mode <br> Loudspeaker | $\mathbf{0 0 0 0}_{\text {hex }}$ | [3..0] |
| :--- | :--- | :--- |
| Reduce Volume | 0000 <br> RESET | $0_{\text {hex }}$ |
| Reduce Tone Control | 0001 | $1_{\text {hex }}$ |
| Compromise Mode | 0010 | $2_{\text {hex }}$ |

If the clipping mode is set to "Reduce Volume", the following clipping procedure is used: To prevent severe clipping effects with bass or treble boosts, the internal volume is automatically limited to a level where, in combination with either bass or treble setting, the amplification does not exceed 12 dB .

If the clipping mode is "Reduce Tone Control", the bass or treble value is reduced if amplification exceeds 12 dB .

If the clipping mode is "Compromise Mode", the bass or treble value and volume are reduced half and half if amplification exceeds 12 dB .

| Example: | Vol.: <br> $+6 \mathbf{d B}$ | Bass: <br> +9 dB | Treble: <br> $\mathbf{+ 5 ~ d B}$ |
| :--- | :--- | :--- | :--- |
| Red. Volume | 3 | 9 | 5 |
| Red. Tone Con. | 6 | 6 | 5 |
| Compromise | 4.5 | 7.5 | 5 |

### 4.4.2. Balance Loudspeaker Channel

Positive balance settings reduce the left channel without affecting the right channel; negative settings reduce the right channel leaving the left channel unaffected. In linear mode, a step by 1 LSB decreases or increases the balance by about 0.8\% (exact figure: 100/127). In logarithmic mode, a step by 1 LSB decreases or increases the balance by 1 dB .

| Balance Mode <br> Loudspeaker | $\mathbf{0 0 0 1}_{\text {hex }}$ | [3..0] |
| :--- | :--- | :--- |
| linear | 0000 <br> RESET | $0_{\text {hex }}$ |
| logarithmic | 0001 | $1_{\text {hex }}$ |


| Linear Mode |  |  |
| :---: | :---: | :---: |
| Balance Loudspeaker Channel [L/R] | 0001 ${ }_{\text {hex }}$ | H |
| Left muted, Right 100\% | 01111111 | $7 \mathrm{~F}_{\text {hex }}$ |
| Left 0.8\%, Right 100\% | 01111110 | $7 \mathrm{E}_{\text {hex }}$ |
| Left 99.2\%, Right 100\% | 00000001 | $01_{\text {hex }}$ |
| Left 100\%, Right 100\% | $\begin{aligned} & 00000000 \\ & \text { RESET } \end{aligned}$ | $00_{\text {hex }}$ |
| Left 100\%, Right 99.2\% | 11111111 | $\mathrm{FF}_{\text {hex }}$ |
| Left 100\%, Right 0.8\% | 10000010 | 82hex |
| Left 100\%, Right muted | 10000001 | $81_{\text {hex }}$ |


| Logarithmic Mode |  |  |
| :---: | :---: | :---: |
| Balance Loudspeaker Channel [L/R] | 0001 ${ }_{\text {hex }}$ | H |
| Left -127 dB, Right 0 dB | 01111111 | $7 \mathrm{~F}_{\text {hex }}$ |
| Left -126 dB, Right 0 dB | 01111110 | 7E ${ }_{\text {hex }}$ |
| Left -1 dB , Right 0 dB | 00000001 | 01 ${ }_{\text {hex }}$ |
| Left 0 dB , Right 0 dB | $\begin{aligned} & 00000000 \\ & \text { RESET } \end{aligned}$ | $00_{\text {hex }}$ |
| Left 0 dB , Right -1 dB | 11111111 | $\mathrm{FF}_{\text {hex }}$ |
| Left 0 dB , Right -127 dB | 10000001 | $81_{\text {hex }}$ |
| Left 0 dB , Right -128 dB | 10000000 | $80_{\text {hex }}$ |

### 4.4.3. Bass Loudspeaker Channel

| Bass Loudspeaker | 0002hex | H |
| :---: | :---: | :---: |
| $+20 \mathrm{~dB}$ | 01111111 | $7 \mathrm{~F}_{\text {hex }}$ |
| $+18 \mathrm{~dB}$ | 01111000 | 78 hex |
| $+16 \mathrm{~dB}$ | 01110000 | $70_{\text {hex }}$ |
| $+14 \mathrm{~dB}$ | 01101000 | 68 hex |
| +12dB | 01100000 | $60_{\text {hex }}$ |
| $+11 \mathrm{~dB}$ | 01011000 | $58{ }_{\text {hex }}$ |
| $+1 \mathrm{~dB}$ | 00001000 | $08{ }_{\text {hex }}$ |
| $+1 / 8 \mathrm{~dB}$ | 00000001 | $01_{\text {hex }}$ |
| 0 dB | $\begin{aligned} & 00000000 \\ & \text { RESET } \end{aligned}$ | $00_{\text {hex }}$ |
| $-1 / 8 \mathrm{~dB}$ | 11111111 | $\mathrm{FF}_{\text {hex }}$ |
| $-1 \mathrm{~dB}$ | 11111000 | F8 ${ }_{\text {hex }}$ |
| $-11 \mathrm{~dB}$ | 10101000 | A8 ${ }_{\text {hex }}$ |
| $-12 \mathrm{~dB}$ | 10100000 | $\mathrm{A}_{\text {hex }}$ |

With positive bass settings, internal overflow may occur even with overall volume less than 0 dB . This will lead to a clipped output signal. Therefore, it is not recommended to set bass to a value that, in conjunction with volume, would result in an overall positive gain.

### 4.4.4. Treble Loudspeaker Channel

| Treble Loudspeaker | 0003 ${ }_{\text {hex }}$ | H |
| :---: | :---: | :---: |
| +15 dB | 01111000 | 78 hex |
| +14 dB | 01110000 | $70_{\text {hex }}$ |
| $+1 \mathrm{~dB}$ | 00001000 | $08_{\text {hex }}$ |
| $+1 / 8 \mathrm{~dB}$ | 00000001 | $01_{\text {hex }}$ |
| 0 dB | $\begin{aligned} & 00000000 \\ & \text { RESET } \end{aligned}$ | $00_{\text {hex }}$ |
| $-1 / 8 \mathrm{~dB}$ | 11111111 | $\mathrm{FF}_{\text {hex }}$ |
| $-1 \mathrm{~dB}$ | 11111000 | $\mathrm{F}_{\text {hex }}$ |
| $-11 \mathrm{~dB}$ | 10101000 | A8 ${ }_{\text {hex }}$ |
| $-12 \mathrm{~dB}$ | 10100000 | $\mathrm{A}_{\text {hex }}$ |

With positive treble settings, internal overflow may occur even with overall volume less than 0 dB . This will lead to a clipped output signal. Therefore, it is not recommended to set treble to a value that, in conjunction with volume, would result in an overall positive gain.

### 4.4.5. Loudness Loudspeaker Channel

| Loudness <br> Loudspeaker | $\mathbf{0 0 0 4}_{\text {hex }}$ | $\mathbf{H}$ |
| :--- | :--- | :--- |
| +17 dB | 01000100 | $44_{\text {hex }}$ |
| +16 dB | 01000000 | $40_{\text {hex }}$ |
| +1 dB | 00000100 | $04_{\text {hex }}$ |
| 0 dB | 00000000 <br> RESET | $00_{\text {hex }}$ |


| Mode Loudness <br> Loudspeaker | $\mathbf{0 0 0 4}_{\text {hex }}$ | L |
| :--- | :--- | :--- |
| Normal (constant <br> volume at 1 kHz) | 00000000 <br> RESET | $0^{00}$ hex |
| Super Bass (constant <br> volume at 2 kHz) | 00000100 | $04_{\text {hex }}$ |

Loudness increases the volume of low and high frequency signals, while keeping the amplitude of the 1 kHz reference frequency constant. The intended loudness has to be set according to the actual volume setting. Because loudness introduces gain, it is not recommended to set loudness to a value that, in conjunction with volume, would result in an overall positive gain.

By means of 'Mode Loudness', the corner frequency for bass amplification can be set to two different values. In Super Bass mode, the corner frequency is shifted up. The point of constant volume is shifted from 1 kHz to 2 kHz .

### 4.4.6. Spatial Effects Loudspeaker Channel

| Spatial Effect Strength Loudspeaker | 0005 ${ }_{\text {hex }}$ | H |
| :---: | :---: | :---: |
| Enlargement 100\% | 01111111 | $7 \mathrm{~F}_{\text {hex }}$ |
| Enlargement 50\% | 00111111 | $3 F_{\text {hex }}$ |
| Enlargement 1.5\% | 00000001 | $01_{\text {hex }}$ |
| Effect off | $\begin{aligned} & 00000000 \\ & \text { RESET } \end{aligned}$ | $00_{\text {hex }}$ |
| Reduction 1.5\% | 11111111 | $\mathrm{FF}_{\text {hex }}$ |
| Reduction 50\% | 11000000 | $\mathrm{CO}_{\text {hex }}$ |
| Reduction 100\% | 10000000 | $80_{\text {hex }}$ |


| Spatial Effect Mode Loudspeaker | 0005hex | [7..4] |
| :---: | :---: | :---: |
| Stereo Basewidth Enlargement (SBE) and Pseudo Stereo Effect (PSE). (Mode A) | $\begin{aligned} & 0000 \\ & \text { RESET } \\ & 0000 \end{aligned}$ | $\begin{aligned} & 0_{\text {hex }} \\ & 0_{\text {hex }} \end{aligned}$ |
| Stereo Basewidth Enlargement (SBE) only. (Mode B) | 0010 | $2_{\text {hex }}$ |


| Spatial Effect Cus- <br> tomize Coefficient <br> Loudspeaker | $\mathbf{0 0 0 5}_{\text {hex }}$ | [3..0] |
| :--- | :--- | :--- |
| max high pass gain | 0000 <br> RESET | $0_{\text {hex }}$ |
| 2/3 high pass gain | 0010 | $2_{\text {hex }}$ |
| 1/3 high pass gain | 0100 | $4_{\text {hex }}$ |
| min high pass gain | 0110 | $6_{\text {hex }}$ |
| automatic | 1000 | $8_{\text {hex }}$ |

There are several spatial effect modes available:
Mode A (low byte $=00_{\text {hex }}$ ) is compatible to the formerly used spatial effect. Here, the kind of spatial effect depends on the source mode. If the incoming signal is in mono mode, Pseudo Stereo Effect is active; for stereo signals, Pseudo Stereo Effect and Stereo Basewidth Enlargement is effective. The strength of the effect is controllable by the upper byte. A negative value reduces the stereo image. A rather strong spatial effect is recommended for small TV sets where loudspeaker spacing is rather close. For large screen TV sets, a more moderate spatial effect is recommended. In mode A, even in case of stereo input signals, Pseudo Stereo Effect is active, which reduces the center image.

In Mode B, only Stereo Basewidth Enlargement is effective. For mono input signals, the Pseudo Stereo Effect has to be switched on.

It is worth mentioning, that all spatial effects affect amplitude and phase response. With the lower 4 bits, the frequency response can be customized. A value of 0000 bin yields a flat response for center signals $(L=R)$ but a high pass function of $L$ or $R$ only signals. A value of $0110_{\text {bin }}$ has a flat response for $L$ or $R$ only signals but a lowpass function for center signals. By using $1000_{\text {bin }}$, the frequency response is automatically adapted to the sound material by choosing an optimal high pass gain.

### 4.4.7. Volume SCART1

| Volume Mode SCART1 | $\mathbf{0 0 0 7}_{\text {hex }}$ | [3..0] |
| :--- | :--- | :--- |
| linear | 0000 <br> RESET | $0_{\text {hex }}$ |
| logarithmic | 0001 | $1_{\text {hex }}$ |


| Linear Mode |  |  |
| :--- | :--- | :--- |
| Volume SCART1 | $\mathbf{0 0 0 7}_{\text {hex }}$ | $\mathbf{H}$ |
| OFF | 00000000 <br> RESET | $00_{\text {hex }}$ |
| 0 dB gain <br> (digital full scale (FS) <br> to 2 V RMS output) | 01000000 | $40_{\text {hex }}$ |
| +6 dB gain (-6 dBFS <br> to 2 V RMS output) | 01111111 | $7 F_{\text {hex }}$ |


| Logarithmic Mode |  |  |
| :---: | :---: | :---: |
| Volume SCART1 | 0007 hex | [15..4] |
| $+12 \mathrm{~dB}$ | 011111110000 | 7F0 ${ }_{\text {hex }}$ |
| +11.875 dB | 011111101110 | 7EE ${ }_{\text {hex }}$ |
| $+0.125 \mathrm{~dB}$ | 011100110010 | 732hex |
| 0 dB | 011100110000 | 730 hex |
| $-0.125 \mathrm{~dB}$ | 011100101110 | $72 E_{\text {hex }}$ |
| $-113.875 \mathrm{~dB}$ | 000000010010 | 012hex |
| -114 dB | 000000010000 | 010 hex |
| Mute | $\begin{aligned} & 000000000000 \\ & \text { RESET } \end{aligned}$ | $000_{\text {hex }}$ |

### 4.4.8. Channel Source Modes

| Loudspeaker Source | $\mathbf{0 0 0 8}_{\text {hex }}$ | H |
| :--- | :--- | :--- |
| SCART1 Source | $\mathbf{0 0 0 A}_{\text {hex }}$ | $\mathbf{H}$ |
| Quasi-Peak <br> Detector Source | $\mathbf{0 0 0 C}_{\text {hex }}$ | $\mathbf{H}$ |
| NONE (MSP3410: FM) | 0000 0000 <br> RESET | $0_{\text {hex }}$ |
| NONE (MSP3410: NICAM) | 00000001 | $0^{01_{\text {hex }}}$ |
| SCART | 00000010 | $0_{\text {02ex }}$ |

### 4.4.9. Channel Matrix Modes

| Loudspeaker Matrix | 0008hex | L |
| :---: | :---: | :---: |
| SCART1 Matrix | 000A ${ }_{\text {hex }}$ | L |
| Quasi-Peak Detector Matrix | 000C $_{\text {hex }}$ | L |
| SOUNDA / LEFT | $\begin{aligned} & 00000000 \\ & \text { RESET } \end{aligned}$ | $00_{\text {hex }}$ |
| SOUNDB / RIGHT | 00010000 | $10_{\text {hex }}$ |
| STEREO | 00100000 | $20_{\text {hex }}$ |
| MONO | 00110000 | $30_{\text {hex }}$ |

### 4.4.10. SCART Prescale

| Volume Prescale <br> SCART | $\mathbf{0 0 0 D}_{\text {hex }}$ | $\mathbf{H}$ |
| :--- | :--- | :--- |
| OFF | 00000000 <br> RESET | $00_{\text {hex }}$ |
| 0 dB gain (2 V $V_{\text {RMS }}$ in- <br> put to digital full scale $)$ | 00011001 | $19_{\text {hex }}$ |
| +14 dB gain <br> $\left(400 ~ m V_{\text {RMS }}\right.$ input to <br> digital full scale $)$ | 01111111 | $7 \mathrm{~F}_{\text {hex }}$ |

4.4.11. Definition of Digital Control Output Pins

| ACB Register | $\mathbf{0 0 1 3}_{\text {hex }}$ | [15..14] |
| :--- | :--- | :--- |
| D_CTR_OUT0 <br> low (RESET) <br> high | $x 0$ |  |
| D_CTR_OUT1 |  |  |
| low <br> high |  |  |

4.4.12. Definition of SCART-Switching Facilities


* = RESET position, which becomes active at the time of the first write transmission on the control bus to the audio processing part (DSP). By writing to the ACB register first, the RESET state can be redefined.
Note: After RESET, SC1_OUT_L/R is undefined!

Note: If "MONO_IN" is selected at the DSP_IN selection, the channel matrix mode of the corresponding output channel(s) must be set to "sound A".

### 4.4.13. Beeper

| Beeper Volume | 0014 ${ }_{\text {hex }}$ | H |
| :---: | :---: | :---: |
| OFF | $\begin{aligned} & 00000000 \\ & \text { RESET } \end{aligned}$ | $00_{\text {hex }}$ |
| Maximum Volume (full digital scale FDS) | 01111111 | $7 \mathrm{~F}_{\text {hex }}$ |
| Beeper Frequency | 0014 ${ }_{\text {hex }}$ | L |
| 16 Hz (lowest) | 00000001 | $01_{\text {hex }}$ |
| 1 kHz | 01000000 | $40_{\text {hex }}$ |
| 4 kHz (highest) | 11111111 | FF ${ }_{\text {hex }}$ |

A squarewave beeper can be added to the loudspeaker channel. The addition point is just before volume adjustment.

### 4.4.14. Automatic Volume Correction (AVC)

| AVC | on/off | $\mathbf{0 0 2 9}_{\text {hex }}$ | [15.12] |
| :---: | :--- | :--- | :--- |
| AVC | off and Reset <br> of int. variables | 0000 <br> RESET | $0_{\text {hex }}$ |
| AVC | on | 1000 | 8 hex |
| AVC | Decay Time | $\mathbf{0 0 2 9}$ hex | [11..8] |
| 8 sec | (long) | 1000 | $8_{\text {hex }}$ |
| 4 sec | (middle) | 0100 | $4_{\text {hex }}$ |
| 2 sec | (short) | 0010 | 2hex <br> 20 ms |
| (very short) | 0001 | 1 hex |  |

Different sound sources fairly often do not have the same volume level. Advertisement during movies, as well, usually has a different (higher) volume level than the movie itself. The Automatic Volume Correction (AVC) solves this problem and equalizes the volume levels.

The absolute value of the incoming signal is fed into a filter with 16 ms attack time and selectable decay time. The decay time must be adjusted as shown in the table above. This attack/decay filter block works similar to a peak hold function. The volume correction value with its quasi continuous step width is calculated using the attack/decay filter output.

The Automatic Volume Correction works with an internal reference level of -18 dBFS . This means, input signals with a volume level of -18 dBFS will not be affected by the AVC. If the input signals vary in a range of -24 dB to 0 dB , the AVC compensates this.

Example: A static input signal of 1 kHz on Scart has an output level as shown in the table below.

| Scart Input <br> $\mathbf{0}$ dbr $=\mathbf{2}$ Vrms | Volume <br> Correc- <br> tion | Main Output <br> $\mathbf{0 ~ d B r}=1.4 ~ V r m s ~$ |
| :--- | :--- | :--- |
| 0 dBr | -18 dB | -18 dBr |
| -6 dBr | -12 dB | -18 dBr |
| -12 dBr | -6 dB | -18 dBr |
| -18 dBr | -0 dB | -18 dBr |
| -24 dBr | +6 dB | -18 dBr |
| -30 dBr | +6 dB | -24 dBr |
| Loudspeaker Volume $=73$ hex |  |  |
| Scart Prescale $=20_{\text {hex }}$ i.e. 2.0 VBFS |  |  |

To reset the internal variables, the AVC should be switched off and on during any channel or source change. For standard applications, the recommended decay time is 4 sec .

Note: AVC should not be used in any Dolby Prologic mode, except PANORAMA, where no other than the loudspeaker output is active.

### 4.5. DSP Read Registers: Functions and Values

All readable registers are 16-bit wide. Transmissions via $I^{2} \mathrm{C}$ bus have to take place in 16 -bit words. Single data entries are 8 bit. Some of the defined 16-bit words are divided into low and high byte, thus holding two different control entities.

These registers are not writeable.

### 4.5.1. Quasi-Peak Detector

| Quasi-Peak <br> Readout Left | $\mathbf{0 0 1 9 _ { \text { hex } } \quad \mathbf { H + L }}$ |
| :--- | :--- |
| Quasi-Peak <br> Readout Right | $\mathbf{0 0 1 A}_{\text {hex }} \quad \mathbf{H + L}$ |
| Quasi peak readout | $\left[0_{\text {hex }} \ldots 7\right.$ FFF $\left._{\text {hex }}\right]$ <br> values are 16 bit two's <br> complement |

The quasi peak readout register can be used to read out the quasi peak level of any input source, in order to adjust all inputs to the same normal listening level. The refresh rate is 32 kHz . The feature is based on a filter time constant:
attack-time: 1.3 ms
decay-time: 37 ms

### 4.5.2. BSP Hardware Version Code

| Hardware Version | $\mathbf{0 0 1 E}_{\text {hex }} \quad \mathbf{H}$ |
| :--- | :--- |
| Hardware Version | $\left[00_{\text {hex }} \ldots \mathrm{FF}_{\text {hex }}\right]$ |
| BSP 3505D - A2 | $01_{\text {hex }}$ |

A change in the hardware version code defines hardware optimizations that may have influence on the chip's behavior. The readout of this register is identical to the hardware version code in the chip's imprint.

### 4.5.3. BSP Major Revision Code

| Major Revision | 001E $_{\text {hex }} \quad$ L |
| :--- | :--- |
| BSP 3505D | 04 $_{\text {hex }}$ |

### 4.5.4. BSP Product Code

| Product | $\mathbf{0 0 1 F ~}_{\text {hex }} \quad$ H |
| :--- | :--- |
| BSP 3505D | $05_{\text {hex }}$ |

### 4.5.5. BSP ROM Version Code

| ROM Version | $\mathbf{0 0 1 F}_{\text {hex }} \quad \mathbf{L}$ |
| :--- | :--- |
| Major software revision | $\left[00_{\text {hex }} \ldots \mathrm{FF}_{\text {hex }}\right]$ |
| BSP 3505D - A2 | $02_{\text {hex }}$ |

A change in the ROM version code defines internal software optimizations, that may have influence on the chip's behavior, e.g. new features may have been included. While a software change is intended to create no compatibility problems, customers that want to use the new functions can identify new BSP 3505D versions according to this number.

## 5. Specifications

### 5.1. Outline Dimensions





Fig. 5-1:
68-Pin Plastic Leaded Chip Carrier Package (PLCC68)
Weight approximately 4.8 g
Dimensions in mm


Fig. 5-2:
64-Pin Plastic Shrink Dual Inline Package (PSDIP64)
Weight approximately 9.0 g
Dimensions in mm


Fig. 5-3:
52-Pin Plastic Shrink Dual In Line Package (PSDIP52)
Weight approximately 5.5 g
Dimensions in mm


Fig. 5-4:
80-Pin Plastic Quad Flat Package (PQFP80)
Weight approximately 1.6 g Dimensions in mm


Fig. 5-5:
SPGS0006-1/1E
44-Pin Plastic Quad Flat Package (PQFP44)
Weight approx. 0.4 g
Dimensions in mm

### 5.2. Pin Connections and Short Descriptions

NC = not connected; leave vacant
LV = if not used, leave vacant
DVSS: if not used, connect to DVSS
$\mathrm{X}=$ obligatory; connect as described in circuit diagram AHVSS: connect to AHVSS

| $\begin{aligned} & \text { PLCC } \\ & \text { 68-pin } \end{aligned}$ | Pin No. |  |  | $\begin{aligned} & \text { PQFP } \\ & \text { 44-pin } \end{aligned}$ | Pin Name | Type | Connection (if not used) | Short Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { PSDIP } \\ & \text { 64-pin } \end{aligned}$ | $\begin{aligned} & \text { PSDIP } \\ & \text { 52-pin } \end{aligned}$ | $\begin{aligned} & \text { PQFP } \\ & 80-\text { pin } \end{aligned}$ |  |  |  |  |  |
| 1 | 16 | 14 | 9 | - | TP | OUT | LV | Test pin |
| 2 | - | - | - | - | NC |  | LV | Not connected |
| 3 | 15 | 13 | 8 | - | TP | OUT | LV | Test pin |
| 4 | 14 | 12 | 7 | 17 | TP | IN | LV | Test pin |
| 5 | 13 | 11 | 6 | 16 | TP | OUT | LV | Test pin |
| 6 | 12 | 10 | 5 | 15 | TP | IN/OUT | LV | Test pin |
| 7 | 11 | 9 | 4 | 14 | TP | IN/OUT | LV | Test pin |
| 8 | 10 | 8 | 3 | 13 | $\mathrm{I}^{2} \mathrm{C}$ _ DA | IN/OUT | X | ${ }^{2} \mathrm{C}$ data |
| 9 | 9 | 7 | 2 | 12 | $\mathrm{I}^{2} \mathrm{C}$ _CL | IN/OUT | X | $\mathrm{I}^{2} \mathrm{C}$ clock |
| 10 | 8 | - | 1 | - | NC |  | LV | Not connected |
| 11 | 7 | 6 | 80 | 11 | STANDBYQ | IN | X | Standby (low-active) |
| 12 | 6 | 5 | 79 | 10 | ADR_SEL | IN | X | $\mathrm{I}^{2} \mathrm{C}$ Bus address select |
| 13 | 5 | 4 | 78 | 9 | D_CTR_OUT0 | OUT | LV | Digital control output 0 |
| 14 | 4 | 3 | 77 | 8 | D_CTR_OUT1 | OUT | LV | Digital control output 1 |
| 15 | 3 | - | 76 | - | NC |  | LV | Not connected |
| 16 | 2 | - | 75 | - | NC |  | LV | Not connected |
| 17 | - | - | - | - | NC |  | LV | Not connected |
| 18 | 1 | 2 | 74 | - | NC |  | LV | Not connected |
| 19 | 64 | 1 | 73 | 7 | TP |  | LV | Test pin |
| 20 | 63 | 52 | 72 | 6 | XTAL_OUT | OUT | X | Crystal oscillator |
| 21 | 62 | 51 | 71 | 5 | XTAL_IN | IN | X | Crystal oscillator |
| 22 | 61 | 50 | 70 | 4 | TESTEN | IN | X | Test pin |
| 23 | 60 | 49 | 69 | - | NC |  | LV | Not connected |
| 24 | 59 | 48 | 68 | 3 | TP | IN | LV | Test pin |
| 25 | 58 | 47 | 67 | 2 | TP | IN | LV | Test pin |
| 26 | 57 | 46 | 66 | 1 | AVSUP |  | X | Analog power supply +5 V |
| - | - | - | 65 | - | AVSUP |  | X | Analog power supply $+5 \mathrm{~V}$ |
| - | - | - | 64 | - | NC |  | LV | Not connected |
| - | - | - | 63 | - | NC |  | LV | Not connected |


| PLCC <br> 68-pin | Pin No. |  |  |  | Pin Name | Type | Connection (if not used) | Short Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { PSDIP } \\ & \text { 64-pin } \end{aligned}$ | $\begin{aligned} & \text { PSDIP } \\ & \text { 52-pin } \end{aligned}$ | $\begin{aligned} & \text { PQFP } \\ & \text { 80-pin } \end{aligned}$ | PQFP <br> 44-pin |  |  |  |  |
| 27 | 56 | 45 | 62 | 44 | AVSS |  | X | Analog ground |
| - | - | - | 61 | - | AVSS |  | X | Analog ground |
| 28 | 55 | 44 | 60 | 43 | MONO_IN | IN | LV | Mono input |
| - | - | - | 59 | - | NC |  | LV | Not connected |
| 29 | 54 | 43 | 58 | 42 | VREFTOP |  | X | Reference voltage |
| 30 | 53 | 42 | 57 | 41 | SC1_IN_R | IN | LV | Scart input 1 in, right |
| 31 | 52 | 41 | 56 | 40 | SC1_IN_L | IN | LV | Scart input 1 in, left |
| 32 | 51 | - | 55 | 39 | ASG1 |  | AHVSS | Analog shield ground 1 |
| 33 | 50 | 40 | 54 | 38 | SC2_IN_R | IN | LV | Scart input 2 in, right |
| 34 | 49 | 39 | 53 | 37 | SC2_IN_L | IN | LV | Scart input 2 in, left |
| 35 | 48 | - | 52 | - | TP |  | LV | Test Pin |
| 36 | 47 | 38 | 51 | - | NC |  | LV | Not connected |
| 37 | 46 | 37 | 50 | - | NC |  | LV | Not connected |
| 38 | 45 | - | 49 | - | NC |  | LV | Not connected |
| 39 | 44 | - | 48 | - | NC |  | LV | Not connected |
| 40 | 43 | - | 47 | - | NC |  | LV | Not connected |
| 41 | - | - | 46 | - | NC |  | LV | Not connected |
| 42 | 42 | 36 | 45 | 36 | AGNDC |  | X | Analog reference voltage high voltage part |
| 43 | 41 | 35 | 44 | 35 | AHVSS |  | X | Analog ground |
| - | - | - | 43 | - | AHVSS |  | X | Analog ground |
| - | - | - | 42 | - | NC |  | LV | Not connected |
| - | - | - | 41 | - | NC |  | LV | Not connected |
| 44 | 40 | 34 | 40 | 34 | CAPL_M |  | X | Volume capacitor MAIN |
| 45 | 39 | 33 | 39 | 33 | AHVSUP |  | X | Analog power supply $8.0 \mathrm{~V}$ |
| 46 | 38 | 32 | 38 | 32 | NC |  | LV | Not connected |
| 47 | 37 | 31 | 37 | 31 | SC1_OUT_L | OUT | LV | Scart output 1, left |
| 48 | 36 | 30 | 36 | 30 | SC1_OUT_R | OUT | LV | Scart output 1, right |
| 49 | 35 | 29 | 35 | 29 | VREF1 |  | X | Reference ground 1 high voltage part |
| 50 | 34 | 28 | 34 | 28 | NC |  | LV | Not connected |
| 51 | 33 | 27 | 33 | - | NC |  | LV | Not connected |
| 52 | - | - | 32 | - | NC |  | LV | Not connected |


| PLCC <br> 68-pin | Pin No. |  |  | $\begin{aligned} & \text { PQFP } \\ & \text { 44-pin } \end{aligned}$ | Pin Name | Type | Connection (if not used) | Short Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { PSDIP } \\ & \text { 64-pin } \end{aligned}$ | $\begin{aligned} & \text { PSDIP } \\ & \text { 52-pin } \end{aligned}$ | $\begin{aligned} & \text { PQFP } \\ & \text { 80-pin } \end{aligned}$ |  |  |  |  |  |
| 53 | 32 | - | 31 | - | NC |  | LV | Not connected |
| 54 | 31 | 26 | 30 | - | NC |  | LV | Not connected |
| 55 | 30 | - | 29 | - | NC |  | LV | Not connected |
| 56 | 29 | 25 | 28 | 27 | DACM_L | OUT | LV | Loudspeaker out, left |
| 57 | 28 | 24 | 27 | 26 | DACM_R | OUT | LV | Loudspeaker out, right |
| 58 | 27 | 23 | 26 | 25 | VREF2 |  | X | Reference ground 2 high voltage part |
| 59 | 26 | 22 | 25 | 24 | NC |  | LV | Not connected |
| 60 | 25 | 21 | 24 | 23 | NC |  | LV | Not connected |
| - | - | - | 23 | - | NC |  | LV | Not connected |
| - | - | - | 22 | - | NC |  | LV | Not connected |
| 61 | 24 | 20 | 21 | 22 | RESETQ | IN | X | Power-on-reset |
| 62 | 23 | - | 20 | - | NC |  | LV | Not connected |
| 63 | 22 | - | 19 | - | NC |  | LV | Not connected |
| 64 | 21 | 19 | 18 | 21 | NC |  | LV | Not connected |
| 65 | 20 | 18 | 17 | - | TP | IN | LV | Test pin |
| 66 | 19 | 17 | 16 | - | DVSS |  | X | Digital ground |
| - | - | - | 15 | - | DVSS |  | X | Digital ground |
| - | - | - | 14 | 20 | DVSS |  | X | Digital ground |
| 67 | 18 | 16 | 13 | 19 | DVSUP |  | X | Digital power supply $+5 \mathrm{~V}$ |
| - | - | - | 12 | - | DVSUP |  | X | Digital power supply $+5 \mathrm{~V}$ |
| - | - | - | 11 | - | DVSUP |  | X | Digital power supply $+5 \mathrm{~V}$ |
| 68 | 17 | 15 | 10 | 18 | TP | OUT | LV | Test pin |

### 5.3. Pin Configurations



Fig. 5-6: 68-pin PLCC package

| NC 1 | $\checkmark$ | 64 | TP |
| :---: | :---: | :---: | :---: |
| NC 2 |  | 63 | xtal_out |
| NC 3 |  | 62 | Xtal_IN |
| D_CTR_OUT1 [4 |  | 61 | testen |
| D_CTR_OUTO [5 |  | 60 | NC |
| ADR_SEL 6 |  | 59 | TP |
| STANDBYQ 7 |  | 58 | TP |
| NC 8 |  | 57 | AVSUP |
| 12C_CL 49 |  | 56 | AVSS |
| 12C_DA 10 |  | 55 | MONO_IN |
| TP 11 |  | 54 | VREFTOP |
| TP 12 |  | 53 | SC1_IN_R |
| TP 13 |  | 52 | SC1_IN_L |
| TP ¢ 14 | - | 51 | ASG1 |
| TP 15 | 0 | 50 | SC2_IN_R |
| TP 16 | 10 | 49 | SC2_IN_L |
| TP 17 | ツ | 48 | TP |
| DVSUP 18 | $\boldsymbol{0}$ | 47 | NC |
| DVSS 19 | ¢ | 46 | NC |
| TP 20 |  | 45 | NC |
| NC 21 |  | 44 | NC |
| NC 22 |  | 43 | NC |
| NC 23 |  | 42 | AGNDC |
| RESETQ 24 |  | 41 | AHVSS |
| NC 25 |  | 40 | CAPL_M |
| NC 26 |  | 39 | AHVSUP |
| VREF2 27 |  | 38 | NC |
| DACM_R [ 28 |  | 37 | SC1_OUT_L |
| DACM_L 29 |  | 36 | SC1_OUT_R |
| NC $3^{0}$ |  | 35 | VREF1 |
| NC 31 |  | 34 | NC |
| NC 32 |  | 33 | NC |



Fig. 5-8: 52-pin PSDIP package

Fig. 5-7: 64-pin PSDIP package


Fig. 5-9: 80-pin PQFP package


Fig. 5-10: 44-pin PQFP package
5.4. Pin Circuits (pin numbers refer to PLCC68 package)


Fig. 5-11: Input/Output Pins 8 and 9 ( ${ }^{2}$ C_DA, ${ }^{2}{ }^{2}$ _CL)


Fig. 5-12: Input Pins 11, 12, and 61 (STANDBYQ, ADR_SEL, RESETQ)


Fig. 5-13: Output Pins 13, and 14 (D_CTR_OUT0/1)


Fig. 5-14: Input/Output Pins 20 and 21 (XTALIN/OUT)

## VREFTOP



Fig. 5-15: Pin 29 (VREFTOP)


Fig. 5-16: Input Pin 28 (MONO_IN)


Fig. 5-17: Input Pins 30, 31, 33, and 34 (SC1-2_IN_L/R)


Fig. 5-18: Pin 42 (AGNDC)


Fig. 5-19: Capacitor Pin 44 (CAPL_M)


Fig. 5-20: Output Pins 47, 48 (SC1_OUT_L/R)


Fig. 5-21: Output Pins 56, 57 (DACM_L/R)

### 5.5. Electrical Characteristics

### 5.5.1. Absolute Maximum Ratings

| Symbol | Parameter | Pin Name | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Operating Temperature | - | 0 | 701) | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{S}$ | Storage Temperature | - | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {SUP1 }}$ | First Supply Voltage | AHVSUP | -0.3 | 9.0 | V |
| $\mathrm{V}_{\text {SUP2 }}$ | Second Supply Voltage | DVSUP | -0.3 | 6.0 | V |
| $\mathrm{V}_{\text {SUP3 }}$ | Third Supply Voltage | AVSUP | -0.3 | 6.0 | V |
| $d V_{\text {SUP23 }}$ | Voltage between AVSUP and DVSUP | AVSUP, DVSUP | -0.5 | 0.5 | V |
| $\mathrm{P}_{\text {TOT }}$ | Chip Power Dissipation PLCC68 without Heat Spreader PSDIP64 without Heat Spreader PSDIP52 without Heat Spreader PQFP44 without Heat Spreader | AHVSUP, DVSUP, AVSUP |  | $\begin{aligned} & 1200 \\ & 1300 \\ & 1200 \\ & 960^{1)} \end{aligned}$ | mW |
| $\mathrm{V}_{\text {Idig }}$ | Input Voltage, all Digital Inputs |  | -0.3 | $\mathrm{V}_{\text {SUP2 }}+0.3$ | V |
| $I_{\text {Idig }}$ | Input Current, all Digital Pins | - | -20 | +20 | mA ${ }^{2}$ |
| $V_{\text {lana }}$ | Input Voltage, all Analog Inputs | $\begin{aligned} & \text { SCn_IN_s,3) } \\ & \text { MONO_IN } \end{aligned}$ | -0.3 | $\mathrm{V}_{\text {SUP } 1}+0.3$ | V |
| $I_{\text {Iana }}$ | Input Current, all Analog Inputs | $\begin{aligned} & \text { SCn_IN_s,3) } \\ & \text { MONO_IN } \end{aligned}$ | -5 | +5 | $m A^{2}$ |
| IOana | Output Current, all SCART Outputs | SC1_OUT_s | 4), 5) | 4), 5) |  |
| IOana | Output Current, all Analog Outputs except SCART Outputs | DACM_s ${ }^{31}$ | 4) | 4) |  |
| ICana | Output Current, other pins connected to capacitors | CAPL_M AGNDC | 4) | 4) |  |
| 1) For PQFP44 package, max. ambient operating temperature is $65^{\circ} \mathrm{C}$. <br> 2) positive value means current flowing into the circuit <br> 3) "n" means " 1 " or " 2 ", " " means " $L$ " or " $R$ " <br> 4) The Analog Outputs are short circuit proof with respect to First Supply Voltage and Ground. <br> 5) Total chip power dissipation must not exceed absolute maximum rating. |  |  |  |  |  |

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions/Characteristics" of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

### 5.5.2. Recommended Operating Conditions

at $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}\left(65^{\circ} \mathrm{C}\right.$ for PQFP44)

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SUP1 }}$ | First Supply Voltage | AHVSUP | 7.6 | 8.0 | 8.4 | V |
| $V_{\text {SUP2 }}$ | Second Supply Voltage | DVSUP | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {SUP3 }}$ | Third Supply Voltage | AVSUP | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {REIL }}$ | RESET Input High-Low and LowHigh Transition Voltage | RESETQ | 0.45 |  | 0.8 | $\mathrm{V}_{\text {SUP2 }}$ |
| $\mathrm{t}_{\text {REIL }}$ | RESET Low Time after DVSUP Stable and Oscillator Startup |  | 5 |  |  | $\mu \mathrm{s}$ |
| $V_{\text {DIGIL }}$ | Digital Input Low Voltage |  |  |  | 0.2 | $\mathrm{V}_{\text {SUP } 2}$ |
| $\mathrm{V}_{\text {DIGIH }}$ | Digital Input High Voltage | TESTEN | 0.8 |  |  | $\mathrm{V}_{\text {SUP2 }}$ |
| $\mathrm{t}_{\text {STBYQ1 }}$ | STANDBYQ Setup Time before Turn-off of Second Supply Voltage | STANDBYQ, DVSUP | 1 |  |  | $\mu \mathrm{s}$ |
| ${ }^{2} \mathrm{C}$-Bus Recommendations |  |  |  |  |  |  |
| $\mathrm{V}_{12 \mathrm{CIL}}$ | $1^{2} \mathrm{C}$-BUS Input Low Voltage | $\begin{aligned} & \text { R}^{2} C_{C} C L \\ & \text { R}^{2} \text { _DA } \end{aligned}$ |  |  | 0.3 | $\mathrm{V}_{\text {SUP2 }}$ |
| $\mathrm{V}_{12 \mathrm{CIH}}$ | $1^{2} \mathrm{C}$-BUS Input High Voltage |  | 0.6 |  |  | $\mathrm{V}_{\text {SUP2 }}$ |
| ${ }_{\text {f }} 12 \mathrm{C}$ | ${ }^{2} \mathrm{C}$ - BUS Frequency | ${ }^{2} \mathrm{C}$-CL |  |  | 1.0 | MHz |
| $\mathrm{t}_{12 \mathrm{C} 1}$ | $1^{2} \mathrm{C}$ START Condition Setup Time | $\begin{aligned} & \text { R}^{2} \mathrm{C} \text { CL } \\ & \mathrm{R}^{2} \text { C_DA } \end{aligned}$ | 120 |  |  | ns |
| $\mathrm{t}_{12 \mathrm{C} 2}$ | $I^{2} \mathrm{C}$ STOP Condition Setup Time |  | 120 |  |  | ns |
| $\mathrm{t}_{12 \mathrm{C} 3}$ | $\mathrm{I}^{2} \mathrm{C}$-Clock Low Pulse Time | ${ }^{12} \mathrm{C}$ _CL | 500 |  |  | ns |
| $\mathrm{t}_{12 \mathrm{C} 4}$ | $1^{2} \mathrm{C}$-Clock High Pulse Time |  | 500 |  |  | ns |
| $\mathrm{t}_{12 \mathrm{C} 5}$ | ${ }^{12} \mathrm{C}$-Data Setup Time Before Rising Edge of Clock | $\begin{aligned} & \mathrm{I}^{2} \mathrm{C}=C L \\ & \mathrm{I}^{2} \mathrm{C}=\mathrm{DA} \end{aligned}$ | 55 |  |  | ns |
| $\mathrm{t}_{12 \mathrm{C}}$ | ${ }^{1}{ }^{2} \mathrm{C}$-Data Hold Time after Falling Edge of Clock |  | 55 |  |  | ns |
| Crystal Recommendations |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{P}}$ | Parallel Resonance Frequency at 12 pF Load Capacitance |  |  | 18.432 |  | MHz |
| $\mathrm{f}_{\text {TOL }}$ | Accuracy of Adjustment |  | -100 |  | +100 | ppm |
| $\mathrm{D}_{\text {TEM }}$ | Frequency Variation versus Temperature |  | -50 |  | +50 | ppm |
| $\mathrm{R}_{\mathrm{R}}$ | Series Resistance |  |  | 8 | 25 | $\Omega$ |
| $\mathrm{C}_{0}$ | Shunt (Parallel) Capacitance |  |  | 6.2 | 7.0 | pF |


| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load Capacitance Recommendations |  |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{L}}$ | External Load Capacitance ${ }^{1)}$ | $\begin{aligned} & \text { XTAL_IN, } \\ & \text { XTAL_OUT } \end{aligned}$ | $\begin{aligned} & \text { PSDIP } \\ & \text { PLCC } \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.3 \end{aligned}$ |  | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| Amplitude Recommendation for Operation with External Clock Input ( $\mathrm{C}_{\text {load }}$ after reset $=22 \mathrm{pF}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{XCA}}$ | External Clock Amplitude | XTAL_IN | 0.7 |  |  | $\mathrm{V}_{\mathrm{pp}}$ |
| Analog Input and Output Recommendations |  |  |  |  |  |  |
| $\mathrm{C}_{\text {AGNDC }}$ | AGNDC-Filter-Capacitor | AGNDC | -20\% | 3.3 |  | $\mu \mathrm{F}$ |
|  | Ceramic Capacitor in Parallel |  | -20\% | 100 |  | nF |
| $\mathrm{C}_{\mathrm{inSC}}$ | DC-Decoupling Capacitor in front of SCART Inputs | SCn_IN_s ${ }^{\text {2) }}$ | -20\% | 330 | +20\% | nF |
| $\mathrm{V}_{\text {inSc }}$ | SCART Input Level |  |  |  | 2.0 | $\mathrm{V}_{\text {RMS }}$ |
| $\mathrm{V}_{\text {inMONO }}$ | Input Level, Mono Input | MONO_IN |  |  | 2.0 | $\mathrm{V}_{\text {RMS }}$ |
| $\mathrm{R}_{\text {LSC }}$ | SCART Load Resistance | SC1_OUT_s ${ }^{\text {2 }}$ | 10 |  |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {LSC }}$ | SCART Load Capacitance |  |  |  | 6.0 | nF |
| CVMA | Main Volume Capacitor | CAPL_M |  | 10 |  | $\mu \mathrm{F}$ |
| $\mathrm{C}_{\text {FMA }}$ | Main Filter Capacitor | DACM_s ${ }^{2}$ | -10\% | 1 | +10\% | nF |
| Recommendations for Reference Voltage Pin |  |  |  |  |  |  |
| CVreftop | VREFTOP-Filter-Capacitor | VREFTOP | -20\% | 10 |  | $\mu \mathrm{F}$ |
|  | Ceramic Capacitor in Parallel |  | -20\% | 100 |  | nF |
| 1) External capacitors at each crystal pin to ground are required. The higher the capacitors, the lower the clock frequency results. The nominal free running frequency should match 18.432 MHz as closely as possible. Due to different layouts of customer PCBs, the matching capacitor size should be defined in the application. The suggested values ( $1.5 \mathrm{pF} / 3.3 \mathrm{pF}$ ) are figures based on experience with various PCB layouts. <br> 2) " $n$ " means " 1 " or " 2 ", " $s$ " means " $L$ " or " $R$ " |  |  |  |  |  |  |

### 5.5.3. Characteristics

at $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}\left(65^{\circ} \mathrm{C}\right.$ for PQFP44), $\mathrm{f}_{\mathrm{CLOCK}}=18.432 \mathrm{MHz}$,
$\mathrm{V}_{\text {SUP1 }}=7.6$ to $8.4 \mathrm{~V}, \mathrm{~V}_{\text {SUP2 }}=4.75$ to 5.25 V for min./max. values
at $\mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{CLOCK}}=18.432 \mathrm{MHz}, \mathrm{V}_{\text {SUP1 }}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SUP} 2}=5 \mathrm{~V}$ for typical values, $\mathrm{T}_{\mathrm{J}}=$ Junction Temperature
MAIN $(M)=$ Loudspeaker Channel, AUX $(A)=$ Headphone Channel

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLOCK }}$ | Clock Input Frequency | XTAL_IN |  | 18.432 |  | MHz |  |
| $\mathrm{D}_{\text {CLOCK }}$ | Clock High to Low Ratio |  | 45 |  | 55 | \% |  |
| t JITTER | Clock Jitter (Verification not provided in Production test) |  |  |  | 50 | ps |  |
| $\mathrm{V}_{\text {xtalDC }}$ | DC-Voltage Oscillator |  |  | 2.5 |  | V |  |
| ${ }^{\text {Startup }}$ | Oscillator Startup Time at VDD Slew-rate of $1 \mathrm{~V} / 1 \mu \mathrm{~s}$ | $\begin{aligned} & \text { XTAL_IN, } \\ & \text { XTAL_OUT } \end{aligned}$ |  | 0.4 | 2 | ms |  |
| ISUP1A | First Supply Current (active) <br> Analog Volume for Main and Aux at 0dB <br> Analog Volume for Main and Aux at -30dB | AHVSUP | $\begin{aligned} & 9.6 \\ & 6.3 \end{aligned}$ | $\begin{aligned} & 17.1 \\ & 11.2 \end{aligned}$ | $\begin{aligned} & 24.6 \\ & 16.1 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |  |
| ISUP2A | Second Supply Current (active) | DVSUP | 86 | 95 | 102 | mA |  |
| ISUP3A | Third Supply Current (active) | AVSUP | 15 | 25 | 35 | mA |  |
| ISUP1S | First Supply Current (standby mode) at $\mathrm{T}_{\mathrm{j}}=27^{\circ} \mathrm{C}$ | AHVSUP | 3.5 | 5.6 | 7.7 | mA | STANDBYQ = low |
| $\mathrm{V}_{12 \mathrm{COL}}$ | $1^{2} \mathrm{C}$-Data Output Low Voltage | $\mathrm{I}^{2} \mathrm{C}$ _DA |  |  | 0.4 | V | $\mathrm{l}_{12 \mathrm{COL}}=3 \mathrm{~mA}$ |
| $\mathrm{I}_{12 \mathrm{COH}}$ | $\mathrm{I}^{2} \mathrm{C}$-Data Output High Current |  |  |  | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I} 2 \mathrm{COH}}=5 \mathrm{~V}$ |
| $\mathrm{t}_{12 \mathrm{COL} 1}$ | ${ }^{1}{ }^{2} \mathrm{C}$-Data Output Hold Time after Falling Edge of Clock | $\begin{aligned} & \mathrm{I}^{2} \mathrm{C}, \mathrm{DA}, \\ & \mathrm{I}^{2} \mathrm{C} \text {, } \end{aligned}$ | 15 |  |  | ns |  |
| $\mathrm{t}_{12 \mathrm{COL} 2}$ | $I^{2} \mathrm{C}$-Data Output Setup Time before Rising Edge of Clock |  | 100 |  |  | ns | $\mathrm{f}_{\mathrm{I} 2 \mathrm{C}}=1 \mathrm{MHz}$ |


| Analog Ground |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {AGNDC0 }}$ | AGNDC Open Circuit Voltage | AGNDC | 3.63 | 3.73 | 3.83 | V | $\mathrm{R}_{\text {load }} \geq 10 \mathrm{M} \Omega$ |
| $\mathrm{R}_{\text {out }}$ GN | AGNDC Output Resistance |  | 70 | 125 | 180 | k $\Omega$ | $3 \mathrm{~V} \leq \mathrm{V}_{\text {AGNDC }} \leq 4 \mathrm{~V}$ |

Analog Input Resistance

| $\mathrm{R}_{\text {insc }}$ | SCART Input Resistance <br> from $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ | SCn_IN_s ${ }^{1)}$ | 25 | 40 | 58 | $\mathrm{k} \Omega$ | $\mathrm{f}_{\text {signal }}=1 \mathrm{kHz}, \mathrm{I}=0.05 \mathrm{~mA}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\text {inMONO }}$ | MONO Input Resistance <br> from $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ | MONO_IN | 15 | 24 | 35 | $\mathrm{k} \Omega$ | $\mathrm{f}_{\text {signal }}=1 \mathrm{kHz}, \mathrm{I}=0.1 \mathrm{~mA}$ |

Audio Analog-to-Digital-Converter

| $V_{\text {AICL }}$ | Effective Analog Input Clipping <br> Level for Analog-to-Digital- <br> Conversion | SCn_IN_s,1) <br> MONO_IN | 2.00 | 2.25 | V RMS | $\mathrm{f}_{\text {signal }}=1 \mathrm{kHz}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

1) " $n$ " means " 1 ", or " 2 "; " $s$ " means " $L$ " or " $R$ "

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCART Outputs |  |  |  |  |  |  |  |
| R outSC | SCART Output Resistance <br> at $\mathrm{T}_{\mathrm{j}}=27^{\circ} \mathrm{C}$ <br> from $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ | SC1_OUT_s ${ }^{1 /}$ | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | 330 | $\begin{aligned} & 460 \\ & 500 \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ | $\mathrm{f}_{\text {signal }}=1 \mathrm{kHz}, \mathrm{l}=0.1 \mathrm{~mA}$ |
| $\mathrm{dV}_{\text {OUTSC }}$ | Deviation of DC-Level at SCART Output from AGNDC Voltage |  | -70 |  | +70 | mV |  |
| ASCtosc | Gain from Analog Input to SCART Output | $\begin{aligned} & \text { SCn_IN_s }{ }^{1)} \\ & \text { MONO_IN } \\ & \overrightarrow{\text { SC1_OUT_s }} \text { (1) } \end{aligned}$ | -1.0 |  | +0.5 | dB | $\mathrm{f}_{\text {signal }}=1 \mathrm{kHz}$ |
| frSCtoSC | Frequency Response from Analog Input to SCART Output bandwidth: 0 to 20000 Hz |  | -0.5 |  | $+0.5$ | dB | with resp. to 1 kHz |
| VoutS | Effective Signal Level at SCARTOutput during full-scale digital input signal from DSP | SC1_OUT_s ${ }^{1)}$ | 1.8 | 1.9 | 2.0 | $\mathrm{V}_{\text {RMS }}$ | $\mathrm{f}_{\text {signal }}=1 \mathrm{kHz}$ |
| Main Outputs |  |  |  |  |  |  |  |
| $\mathrm{R}_{\text {outMA }}$ | Main Output Resistance at $\mathrm{T}_{\mathrm{j}}=27^{\circ} \mathrm{C}$ from $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ | DACM_s ${ }^{1}$ ) | $\begin{aligned} & 2.1 \\ & 2.1 \end{aligned}$ | 3.3 | $\begin{aligned} & 4.6 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ | $\mathrm{f}_{\text {signal }}=1 \mathrm{kHz}, \mathrm{l}=0.1 \mathrm{~mA}$ |
| $V_{\text {outDCMA }}$ | DC-Level at Main-Output for Analog Volume at 0 dB for Analog Volume at -30 dB |  | 1.8 | $\begin{aligned} & 2.04 \\ & 61 \end{aligned}$ | 2.28 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{mV} \end{aligned}$ |  |
| VoutMA | Effective Signal Level at Main-Output during full-scale digital input signal from DSP for Analog Volume at 0 dB |  | 1.23 | 1.37 | 1.51 | $\mathrm{V}_{\text {RMS }}$ | $\mathrm{f}_{\text {signal }}=1 \mathrm{kHz}$ |
| Analog Performance |  |  |  |  |  |  |  |
| SNR | Signal-to-Noise Ratio |  |  |  |  |  |  |
|  | from Analog Input to SCART Output | $\begin{aligned} & \text { MONO_IN, } \\ & \text { SCn_IN_s }{ }^{1)} \\ & \overrightarrow{\text { SC1_OUT_s }} \text { (1) } \end{aligned}$ | 93 | 96 |  | dB | Input Level =-20 dB, $\mathrm{f}_{\mathrm{sig}}=1 \mathrm{kHz}$, equally weighted $20 \mathrm{~Hz} . . .20 \mathrm{kHz}$ |
| THD | Total Harmonic Distortion |  |  |  |  |  |  |
|  | from Analog Input to SCART Output | MONO IN, SCn_IN_s ${ }^{1)}$ SC1_OUT_s ${ }^{1)}$ |  | 0.01 | 0.03 | \% | Input Level $=-3 \mathrm{dBr}$, $\mathrm{f}_{\mathrm{sig}}=1 \mathrm{kHz}$, equally weighted $20 \mathrm{~Hz} \ldots 20 \mathrm{kHz}$ |
| 1) "n" means "1" or "2"; "s" means "L" or "R" |  |  |  |  |  |  |  |


| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XTALK | Crosstalk attenuation <br> - PLCC68 <br> - PSDIP64 |  |  |  |  |  | Input Level $=-3 \mathrm{~dB}$, $f_{\text {sig }}=1 \mathrm{kHz}$, unused ana$\log$ inputs connected to ground by $\mathrm{Z}<1 \mathrm{k} \Omega$ |
|  | between left and right channel within <br> SCART Input/Output pair ( $\mathrm{L} \rightarrow \mathrm{R}, \mathrm{R} \rightarrow \mathrm{L}$ ) |  | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ | equally weighted <br> $20 \mathrm{~Hz} \ldots 20 \mathrm{kHz}$ |

PSRR: rejection of noise on AHVSUP at 1 kHz

|  | AGNDC | AGNDC |  | 80 |  | dB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Analog Input to SCART Output | MONO_IN, SCn IN ${ }^{11}$ SC1_OŪT_s ${ }^{1)}$ |  | 70 |  | dB |  |
| DC Vreftop | DC voltage at VREFTOP | VREFTOP | 2.4 | 2.6 | 2.7 | V |  |

1) "n" means " 1 " or " 2 "; " s " means " L " or " $R$ "

## 6. Application Circuit



MAIN
,

Note: Pin numbers refer to the PLCC68 package, numbers in brackets refer to the PSDIP64 package.

## Application Note:

All ground pins should be connected to one low-resistive ground plane.

All supply pins should be connected separately with short and low-resistive lines to the power supply.

Decoupling capacitors from DVSUP to DVSS, AVSUP to AVSS, and AHVSUP to AHVSS are recommended as close as possible to these pins. Decoupling of DVSUP and DVSS is most important. We recommend using
more than one capacitor. By choosing different values, the frequency range of active decoupling can be extended. In our application boards we use: 220 pF , $470 \mathrm{pF}, 1.5 \mathrm{nF}$, and $10 \mu \mathrm{~F}$. The capacitor with lowest value should be placed nearest to the DVSUP and DVSS pins.

The ASG1 pin should be connected as closely as possible to the MSP to ground. If it is lead with the SC1 inputlines as shielding line, it should NOT be conneted to ground at the SCART connector.

## 7. Appendix A: BSP 3505D Version History

## A2

First hardware release BSP 3505D

## 8. Data Sheet History

1. Preliminary Data Sheet: "BSP 3505D Baseband Sound Processor", Oct. 21, 1998, 6251-481-1PD. First release of the preliminary data sheet.

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use
Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.
No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.

