intal VS28F016SV, MS28F016SV 16-Mbit (1-Mbit x 16, 2-Mbit x 8) FlashFile[™] MEMORY

- VS28F016SV — -40°C to +125°C - SE2 Grade
- MS28F016SV - - 55°C to + 125°C
 - QML Certified - SE1 Grade
- SmartVoltage Technology - User-Selectable 3.3V or 5V V_{CC}
 - User-Selectable 5V or 12V VPP
- Three Voltage/Speed Options - 80 ns Access Time, 5.0V \pm 5% - 85 ns Access Time, 5.0V \pm 10% - 120 ns Access Time, 3.3V \pm 10%
- 1 Million Erase Cycles per Block Typical
- 14.3 MB/sec Burst Write Transfer Rate

- Configurable x8 or x16 Operation
- 56-Lead SSOP Plastic Package
- Backwards-Compatible with VE28F008, M28F008 and 28F016SA Command Set
- Revolutionary Architecture — Multiple Command Execution - Write During Erase
 - Command Super-Set of the Intel VE28F008, M28F008
 - Page Buffer Write
- Multiple Power Savings Modes
- Two 256-Byte Page Buffers
- State-of-the-Art 0.6 µm ETOX™ IV Flash Technology

Intel's VS/MS28F016SV, 16-Mbit FlashFile™ Memory is the latest member of Intel's high density, high performance memory family for the Industrial, Special Environment, and Military markets. Its user selectable V_{CC} and VPP (SmartVoltage Technology), innovative capabilities, 100% compatibility with the VE28F008 and M28F008, multiple power savings modes, selective block locking, and very fast read/write performance make it the ideal choice for any applications that need a high density and a wide temperature range memory device. The VS/MS28F016SV is the ideal choice for designers who need to break free from the dependence on slow rotating media or battery backed up memory arrays.

With two product grades (SE1: -55°C to +125°C, and SE2: -40°C to +125°C) available, the VS/MS28F016SV is perfect for the non-PC industries like Telecommunications, Embedded/Industrial, Automotive, Navigation, Wireless Communication, Commercial Aircraft, and all Military programs.

The VS/MS28F016SV's x8/x16 architecture allows for the optimization of the memory to processor interface. The flexible block locking options enable bundling of executable application software in a Resident Flash Array (RFA), PCMCIA Memory or ATA Cards or Memory modules.

The VS/MS28F016SV is offered in a 56-lead SS0P (Shrink Small Outline Package) and is manufactured on Intel's 0.6 µm ETOX™ IV process technology.

*Other brands and names are the property of their respective owners. Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata. COPYRIGHT © INTEL CORPORATION, 1995 December 1995 Order Number: 271312-002

VS28F016SV, MS28F016SV FlashFile[™] MEMORY

CONTENTS	PAGE	CONTENTS
1.0 INTRODUCTION 1.1 Enhanced Features 1.2 Product Overview	3 3 3	5.0 ELECTRICAL 5.1 Absolute N 5.2 Capacitanc
2.0 DEVICE PINOUT	5 7	5.3 Timing Nor 5.4 DC Charac ±0.5V)
3.0 MEMORY MAPS 3.1 Extended Status Registers Memory Map	10 ry 11	5.5 DC Charac ±0.5V) 5.6 AC Charac
4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS	12	5.7 Power-Up a 5.8 AC Charac WE#—Cont
Mode (BYTE# = V _{IH}) 4.2 Bus Operations for Byte-Wide Mode (BYTE# = V _{IL})	12 12	5.9 AC Charac CE#—Conti Operations
 4.3 VE28F008 or M28F008 Compatible Mode Command Bus Definitions 4.4 VS/MS28F016SV-Performance Enhancement Command Bus Definitions 	le 13 14	5.10 AC Chara WE#—Cont Operations 5.11 AC Chara
4.5 Compatible Status Register 4.6 Global Status Register	16 17	Operations 5.12 Erase and Performance
4.7 Block Status Register 4.8 Device Configuration Code	18 19	6.0 MECHANICA

CONTENTS PAG	Е
5.0 ELECTRICAL SPECIFICATIONS 2	20
5.1 Absolute Maximum Ratings 2	20
5.2 Capacitance 2	21
5.3 Timing Nomenclature	22
5.4 DC Characteristics ($V_{CC} = 3.3V \pm 0.5V$)	25
5.5 DC Characteristics ($V_{CC} = 5.0V \pm 0.5V$)	28
5.6 AC Characteristics—Read Only Operations	31
5.7 Power-Up and Reset Timings 3	35
5.8 AC Characteristics for WE # — Controlled Command Write Operations	86
5.9 AC Characteristics for CE#—Controlled Command Write Operations	39
5.10 AC Characteristics for WE#—Controlled Page Buffer Write Operations4	12
5.11 AC Characteristics for CE#—Controlled Page Buffer Write Operations4	14
5.12 Erase and Word/Byte Write Performance 4	15
6.0 MECHANICAL SPECIFICATIONS 4	7
DEVICE NOMENCLATURE 4	8
ADDITIONAL INFORMATION4	8
DATA SHEET REVISION HISTORY4	8

VS28F016SV, MS28F016SV FlashFile™ Memory

intel

1.0 INTRODUCTION

The documentation of the Intel VS/MS28F016SV memory device includes this data sheet, a detailed user's manual, and a number of application notes, all of which are referenced at the end of this data sheet.

The data sheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications. The 28F016SA (compatible with VS/MS28F016SV) User's Manual provides complete descriptions of the user modes, system interface examples and detailed descriptions of all principles of operation. It also contains the full list of software algorithm flowcharts, and a brief section on compatibility with the Intel VE28F008 and M28F008.

1.1 Enhanced Features

The VS/MS28F016SV is backwards compatible with the VE28F008 and M28F008 and offers the following enhancements:

- SmartVoltage Technology
 - Selectable 5.0V or 12.0V V_{PP}
- VPP Level Bit in Block Status Register
- Additional RY/BY# Configuration
 - Pulse-On-Write/Erase
- Additional Upload Device Information Command Feedback
 - Device Revision Number
 - Device Proliferation Code
 - Device Configuration Code
- x8/x16 Architecture
- Block Locking
- 2 Page Buffers
- Instruction Queuing

1.2 Product Overview

The VS/MS28F016SV is a high-performance, 16-Mbit (16,777,216-bit) block erasable, non-volatile random access memory, organized as either 1 Mword x 16 or 2 Mbyte x 8. The VS/MS28F016SV includes thirty-two 64-KB (65,536 byte) blocks or thirty-two 32-KW (32,768 word) blocks. A chip memory map is shown in Figure 3. The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and result in greater product reliability and ease of use.

The VS/MS28F016SV incorporates SmartVoltage technology, providing V_{CC} operation at both 3.3V and 5.0V and program and erase capability at V_{PP} = 12.0V or 5.0V. Operating at V_{CC} = 3.3V, the VS/MS28F016SV consumes approximately one-half the power consumption at 5.0V V_{CC}, while 5.0V V_{CC} provides highest read performance capability. V_{PP} = 5.0V operation eliminates the need for a separate 12.0V converter, while V_{PP} = 12.0V maximizes write/erase performance. In addition to the flexible program and erase voltages, the dedicated V_{PP} gives complete code protection with V_{PP} \leq V_{PPLK}.

Depending on system design specifications, the VS/MS28F016SV is capable of supporting

- 80 ns access times with a V_{CC} of 5.0V $\pm5\%$ and loading of 30 pF
- 85 ns access times with a V_{CC} of 5.0V $\pm 10\%$ and loading of 100 pF
- 120 ns access times with a V_{CC} of 3.3V $\pm 5\%$ and loading of 50 pF

A 3/5# input pin configures the device's internal circuitry for optimal 3.3V or 5.0V Read/Write operation.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte/Word Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the VE28F008 or M28F008 8-Mbit FlashFile memory.

A super-set of commands has been added to the basic VE28F008 or M28F008 command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- Page Buffer Writes to Flash
- Command Queuing Capability
- · Automatic Data Writes during Erase
- · Software Locking of Memory Blocks
- Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks

VS28F016SV, MS28F016SV FlashFile™ Memory

Writing of memory data is performed in either byte or word increments typically within 6 μ sec (12.0V V_{PP}) – a 33% improvement over the VE28F008 or M28F008. A Block Erase operation erases one of the 32 blocks in about 1.0 sec (12.0V V_{PP}), independent of the other blocks, which is about a 65% improvement over the VE28F008 or M28F008.

Each block can be written and erased a minimum of 100,000 cycles. Systems can achieve one million Block Erase Cycles by providing wear-leveling algorithms and graceful block retirement. These techniques have already been employed in many flash file systems and hard disk drive designs.

The VS/MS28F016SV incorporates two Page Buffers of 256 bytes (128 words) each to allow page data writes. This feature can improve a system write performance by up to 4.8 times over previous flash memory devices, which have no Page Buffers.

All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later in this data sheet) and a RY/BY# output pin provide information on the progress of the requested operation.

While the VE28F008 or M28F008 requires an operation to complete before the next operation can be requested, the VS/MS28F016SV allows queuing of the next operation while the memory executes the current operation. This eliminates system overhead when writing several bytes in a row to the array or erasing several blocks at the same time. The VS/MS28F016SV can also perform Write operations to one block of memory while performing Erase of another block.

The VS/MS28F016SV provides selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable O/S or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the VS/MS28F016SV has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set.

The VS/MS28F016SV contains three types of Status Registers to accomplish various functions:

 A Compatible Status Register (CSR) which is 100% compatible with the VE28F008 or M28F008 FlashFile memory Status Register. The CSR, when used alone, provides a straightforward upgrade capability to the VS/MS28F016SV from a VE28F008- or M28F008-based design.

- A Global Status Register (GSR) which informs the system of command Queue status, Page Buffer status, and overall Write State Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 4 and 5.

The VS/MS28F016SV incorporates an open drain RY/BY# output pin. This feature allows the user to OR-tie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

Other configurations of the RY/BY# pin are enabled via special CUI commands and are described in detail in the 16-Mbit Flash Product Family User's Manual.

The VS/MS28F016SV's Upload Device Information command is enhanced compared to the VE28F008 or M28F008, providing access to additional device information. This command uploads the Device Revision Number, Device Proliferation Code and Device Configuration Code. The Device Proliferation Code for the VS/MS28F016SV is 01H, and the Device Configuration Code identifies the current RY/BY# configuration. Section 4.4 documents the exact page buffer address locations for all uploaded information. A subsequent Page Buffer Swap and Page Buffer Read command sequence is necessary to read the correct device information.

The VS/MS28F016SV also incorporates a dual chipenable function with two input pins, $CE_0 \#$ and $CE_1 \#$. These pins have exactly the same functionality as the regular chip-enable pin, CE #, on the VE28F008 or M28F008. For minimum chip designs, $CE_1 \#$ may be tied to ground and system logic may use $CE_0 \#$ as the chip enable input. The VS/MS28F016SV uses the logical combination of these two signals to enable or disable the entire chip. Both $CE_0 \#$ and $CE_1 \#$ must be active low to enable the device. If either one becomes inactive, the chip will be disabled. This feature, along with the open drain RY/BY # pin, allows the system designer to reduce the number of control pins used in a large array of 16-Mbit devices.

The BYTE # pin allows either x8 or x16 read/writes to the VS/MS28F016SV. BYTE # at logic low selects 8-bit mode with address A_0 selecting between low byte and high byte. On the other hand, BYTE #



VS28F016SV, MS28F016SV FlashFile™ Memory

at logic high enables 16-bit operation with address A_1 becoming the lowest order address and address A_0 is not used (don't care). A device block diagram is shown in Figure 1.

The VS/MS28F016SV is specified for a maximum access time of 80 ns (t_{ACC}) at 5.0V operation (4.75V to 5.25V) in either the SE1 or SE2 grades. A corresponding maximum access time of 120 ns at 3.3V (3.15V to 3.45V) is achieved for reduced power consumption applications.

The VS/MS28F016SV incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching). In APS mode, the typical I_{CC} current is 1 mA at 5.0V (0.8 mA at 3.3V).

A deep power-down mode of operation is invoked when the RP# (called PWD# on the VE28F008 or M28F008) pin transitions low. This mode brings the device power consumption to less than 30.0 μ A, typically, and provides additional write protection by acting as a device reset pin during power transitions. A reset time of 500 ns (5.0V V_{CC} operation) is required from RP# switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.

A CMOS standby mode of operation is enabled when either CE_0 # or CE_1 # transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device typically draws an I_{CC} standby current of 70 μ A at 5V V_{CC}.

2.0 DEVICE PINOUT

The VS/MS28F016SV 56L-SSOP pinout configuration is shown in Figure 2.

VS28F016SV, MS28F016SV FlashFile™ Memory



Figure 1. Block Diagram

ADVANCE INFORMATION

intel



2.1 Lead Descriptions

Symbol	Туре	Name and Function
A ₀	INPUT	BYTE-SELECT ADDRESS: Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (i.e., the A_0 input buffer is turned off when BYTE # is high).
A ₁ - A ₁₅	INPUT	WORD-SELECT ADDRESSES: Select a word within one 64-Kbyte block. A_{6-15} selects 1 of 1024 rows, and A_{1-5} selects 16 of 512 columns. These addresses are latched during Data Writes.
A ₁₆ - A ₂₀	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ ₀ - DQ ₇	INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ ₈ - DQ ₁₅	INPUT/OUTPUT	HIGH-BYTE DATA BUS: Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate read mode; not used for Status Register reads. Floated when the chip is de-selected or the outputs are disabled.
CE ₀ #, CE ₁ #	INPUT	CHIP ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. With either $CE_0 \#$ or $CE_1 \#$ high, the device is de-selected and power consumption reduces to standby levels upon completion of any current Data-Write or Erase operations. Both $CE_0 \#$, $CE_1 \#$ must be low to select the device. All timing specifications are the same for both signals. Device Selection occurs with the latter falling edge of $CE_0 \#$ or $CE_1 \#$. The first rising edge of $CE_0 \#$ or $CE_1 \#$ disables the device.
RP#	INPUT	RESET/POWER-DOWN: RP # low places the device in a Deep Power-Down state. All circuits that consume static power, even those circuits enabled in standby mode, are turned off. When returning from Deep Power-Down, a recovery time of t_{PHQV} at 5.0V V _{CC} is required to allow these circuits to power-up. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status Registers return to ready (with all status flags cleared). Exit from Deep Power-Down places the device in read array mode.
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE # is high. NOTE: CE _x # overrides OE #, and OE # overrides WE #.
WE#	INPUT	WRITE ENABLE: Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE # is active low, and latches both address and data (command or array) on its rising edge. Page Buffer addresses are latched on the falling edge of WE #.

Advance information



Symbol	Туре	Name and Function
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# floating indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or erase is suspended, or the device is in deep powerdown mode. This output is always active (i.e., not floated to tri-state off when OE# or CE ₀ #, CE ₁ # are high), except if a RY/BY# Pin Disable command is issued.
WP#	INPUT	WRITE PROTECT: Erase blocks can be locked by writing a nonvolatile lock- bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent data writes or erases. When WP# is high, all blocks can be written or erased regardless of the state ot the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	BYTE ENABLE: BYTE # low places device in x8 mode. All data is then input or output on DQ ₀₋₇ , and DQ ₈₋₁₅ float. Address A ₀ selects between the high and low byte. BYTE # high places the device in x16 mode, and turns off the A ₀ input buffer. Address A ₁ , then becomes the lowest order address.
3/5#	INPUT	3.3/5.0 VOLT SELECT: 3/5 # high configures internal circuits for 3.3V operation. 3/5 # low configures internal circuits for 5.0V operation.
		NOTE:
		Reading the array with 3/5 # high in a 5.0V system could damage the device. Reference the power-up and reset timings (Section 5.7) for 3/5 # switching delay to valid data.
V _{PP}	SUPPLY	WRITE/ERASE POWER SUPPLY (12.0V \pm 0.6V , 5.0V \pm 0.5V): For erasing memory array blocks or writing words/bytes/pages into the flash array. V _{PP} = 5.0V \pm 0.5V eliminates the need for a 12V converter, while connection to 1 2.0V \pm 0.6V maximizes Write/Erase Performance.
		NOTE:
		Successful completion of write and erase attempts is inhibited with V_{PP} at or below 1.5V. Write and erase attempts with V_{PP} between 1.5V and 4.5V, between 5.5V and 11.4V, and above 12.6V produce spurious results and should not be attempted.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (3.3V \pm 0.45V, 5.0V \pm 0.5V, 5.0 \pm 0.25V): To switch 3.3V to 5.0V (or vice versa), first ramp V_{CC} down to GND, and then power to the new V_{CC} voltage.
		Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC		NO CONNECT: Lead may be driven or left floating.

2.1 Lead Descriptions (Continued)

VS28F016SV, MS28F016SV FlashFile™ Memory





3.0 MEMORY MAPS

Г

A(20-0)	$A_{(20-1)}$
1FFFFF 64-Kbyte Block 31	FFFFF 32-Kword Block 31
1EFFFF 64-Kbyte Block 30	F8000 F7FFF 32-Kword Block 30
1DFFFF 64-Kbyte Block 29	EFFFF 32-Kword Block 29
1CFFFF 64-Kbyte Block 28	E8000 E7FFF 32-Kword Block 28
18FFFF 64-Kbyte Block 27	DFFFF 32-Kword Block 27
1AFFFF 64-Kbyte Block 26	D7FFF 32-Kword Block 26
19FFFF 64-Kbyte Block 25	CFFFF 32-Kword Block 25
18FFF 64-Kbyte Block 24	C7FFF 32-Kword Block 24
17FFF 64-Kbyte Block 23	BFFFF 32-Kword Block 23
167FFF 64-Kbyte Block 22	B7FFF 32-Kword Block 22
15FFFF 64-Kbyte Block 21	ABFFF 32-Kword Block 21
140000 64-Kbyte Block 20	A7FFF 32-Kword Block 20
13FFFF 64-Kbyte Block 19	9FFFF 32-Kword Block 19
12FFFF 64-Kbyte Block 18	97FFF 32-Kword Block 18
11FFFF 64-Kbyte Block 17	8FFFF 32-Kword Block 17
10FFFF 64-Kbyte Block 16	87FFF 32-Kword Block 16
0FFFFF 64-Kbyte Block 15	7FFFF 32-Kword Block 15
0EFFFF 64-Kbyte Block 14	77FFF 70000 32-Kword Block 14
0DFFFF 64-Kbyte Block 13	6FFFF 32-Kword Block 13
0CFFFF 64-Kbyte Block 12	67FFF 32-Kword Block 12
0BFFFF 64-Kbyte Block 11	5FFFF 32-Kword Block 11
0AFFFF 64-Kbyte Block 10	57FFF 32-Kword Block 10
09FFFF 64-Kbyte Block 9	4FFFF 32-Kword Block 9
08FFFF 64-Kbyte Block 8	47FFF 32-Kword Block 8
07FFFF 64-Kbyte Block 7	3FFFF 32-Kword Block 7
06FFFF 64-Kbyte Block 6	37FFF 32-Kword Block 6
05FFFF 64-Kbyte Block 5	2FFFF 32-Kword Block 5
04FFFF 64-Kbyte Block 4	27FFF 32-Kword Block 4
035FFF 64-Kbyte Block 3	1FFFF 32-Kword Block 3
025FFF 64-Kbyte Block 2	17FFF 32-Kword Block 2
015FFF 64-Kbyte Block 1	08000 32-Kword Block 1
00FFFF 64-Kbyte Block 0	00000 32-Kword Block 0
Byte-Wide (x8) Mode	Word-Wide (x16) Mode 271312-3

Figure 3. VS/MS28F016SV Memory Maps (Byte-Wide and Word-Wide Modes)





Figure 4. Extended Status Register Memory Map (Byte-Wide Mode)

Figure 5. Extended Status Register Memory Map (Word-Wide Mode)



4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

Mode	Notes	RP#	CE1#	CE0#	OE#	WE#	A 1	DQ ₀₋₁₅	RY/BY#
Read	1,2,7	V _{IH}	VIL	VIL	VIL	VIH	х	D _{OUT}	Х
Output Disable	1,6,7	VIH	VIL	VIL	VIH	VIH	X	High Z	Х
Standby	1,6,7	V _{IH}	V _{IL} V _{IH} V _{IH}	V _{IH} V _{IL} V _{IH}	X	Х	x	High Z	Х
Deep Power-Down	1,3	VIL	Х	Х	Х	х	Х	High Z	V _{OH}
Manufacturer ID	4	VIH	VIL	VIL	VIL	VIH	VIL	0089H	V _{OH}
Device ID	4	VIH	VIL	VIL	V _{IL}	VIH	VIH	66A0H	V _{OH}
Write	1,5,6	V _{IH}	V _{IL}	VIL	V _{IH}	V _{IL}	Х	D _{IN}	Х

4.1 Bus Operations for Word-Wide Mode (BYTE $\# = V_{IH}$)

4.2 Bus Operations for Byte-Wide Mode (BYTE $\# = V_{IL}$)

Mode	Notes	RP#	CE ₁ #	CE ₀ #	OE#	WE#	A ₀	DQ ₀₋₇	RY/BY#
Read	1,2,7	VIH	V _{IL}	V _{IL}	VIL	VIH	X	D _{OUT}	Х
Output Disable	1,6,7	VIH	VIL	VIL	VIH	VIH	х	High Z	Х
Standby	1,6,7	VIH	V _{IL} V _{IH} V _{IH}	V _{IH} V _{IL} V _{IH}	Х	Х	x	High Z	Х
Deep Power-Down	1,3	V _{IL}	X	х	Х	X	Х	High Z	V _{OH}
Manufacturer ID	4	VIH	V _{IL}	V _{IL}	VIL	VIH	VIL	89H	V _{OH}
Device ID	4	VIH	VIL	VIL	V _{IL}	VIH	VIH	A0H	V _{OH}
Write	1,5,6	VIH	VIL	VIL	VIH	VIL	х	D _{IN}	Х

NOTES:

1. X can be V_{IH} or V_{IL} for address or control pins except for RY/BY#, which is either V_{OL} or V_{OH} . 2. RY/BY# output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode. RY/BY# will be at V_{OH} if it is tied to V_{CC} through a resistor. RY/BY# at V_{OH} is independent of OE# while a WSM operation is in progress.

3. RP# at GND \pm 0.2V ensures the lowest deep power-down current.

4. A_0 and A_1 at V_{IL} provide device manufacturer codes in x8 and x16 modes respectively. A_0 and A_1 at V_{IH} provide device ID codes in x8 and x16 modes respectively. All other addresses are set to zero. 5. Commands for Erase, Data Write, or Lock-Block operations can only be completed successfully when $V_{PP} = V_{PPH1}$ or

 $V_{PP} = V_{PPH2}$. 6. While the WSM is running, RY/BY# in level-mode (default) stays at V_{OL} until all operations are complete. RY/BY# goes to V_{OL} when the WSM is not busy or in erase suspend mode. 7. RY/BY# may be at V_{OL} while the WSM is busy performing various operations. For example, a Status Register read

Command	Notos	Fi	rst Bus C	ycle	Second Bus Cycle			
Command	Notes	Oper	Addr	Data ⁽⁴⁾	Oper	Addr	Data ⁽⁴⁾	
Read Array		Write	х	xxFFH	Read	AA	AD	
Intelligent Identiier	1	Write	Х	xx90H	Read	IA	ID	
Read Compatible Status Register	2	Write	x	xx70H	Read	х	CSRD	
Clear Status Register	3	Write	x	xx50H				
Word/Byte Write		Write	x	xx40H	Write	WA	WD	
Alternate Word/Byte Write		Write	х	xx10H	Write	WA	WD	
Block Erase/Confirm		Write	X	xx20H	Write	BA	xxD0H	
Erase Suspend/Resume		Write	х	xxB0H	Write	Х	xxD0H	

4.3 VE28F008 and M28F008 Compatible Mode Command Bus Definitions

ADDRESS

DATA

AA = Array Address BA = Block Address WA = Write Address X = Don't Care

AD = Array Data CSRD = CSR Data IA = Identitier Address ID = Identifier Data WD = Write Data

NOTES:

1. Following the Intelligent Identifier command, two Read operations access the manutacturer and device signature codes.

2. The CSR is automatically available after device enters data write, erase, or suspend operations.

3. Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5, BSR.4 and BSR.2 bits. See Status Register definitions.

4. The upper byte of the data bus (DQ₈₋₁₅) during command writes is a "Don't Care" in x16 operation of the device.



Command	Mode	la Notas	First Bus Cycle			Second Bus Cycle			Third Bus Cycle		
Command	Mode	Notes	Oper	Addr	Data ⁽¹³⁾	Oper	Addr	Data ⁽¹³⁾	Oper	Addr	Data
Read Extended Status Register		1	Write	x	xx71H	Read	RA	GSRD BSRD			
Page Buffer Swap		7	Write	х	xx72H						
Read Page Buffer			Write	Х	xx75H	Read	PA	PD			
Single Load to Page Buffer			Write	х	xx74H	Write	PA	PD			
Sequential Load to	x8	4,6,10	Write	Х	xxE0H	Write	х	BCL	Write	Х	BCH
Page Buffer	x16	4,5,6,10	Write	х	xxE0H	Write	х	WCL	Write	х	WCH
Page Buffer Write	x8	3,4,9,10	Write	х	xx0CH	Write	A ₀	BC(L,H)	Write	WA	BC(H,L)
to Flash	x16	4,5,10	Write	х	xx0CH	Write	х	WCL	Write	WA	WCH
Two-Byte Write	x8	3	Write	х	xxFBH	Write	A ₀	WD(L,H)	Write	WA	WD(H,L)
Lock Block/ Confirm			Write	x	xx77H	Write	BA	xxD0H			
Upload Status Bits/Confirm		2	Write	x	xx97H	Write	x	xxD0H			
Upload Device Information/ Confirm		11	Write	x	xx99H	Write	x	xxD0H			
Erase All Unlocked Blocks/Confirm			Write	x	xxA7H	Write	x	xxD0H			
RY/BY# Enable to Level-Mode		8	Write	x	xx96H	Write	x	xx01H			
RY/BY# Pulse- On-Write		8	Write	x	xx96H	Write	x	xx02H			
RY/BY# Pulse- On-Erase		8	Write	х	xx96H	Write	x	xx03H			
RY/BY# Disable		8	Write	х	xx96H	Write	х	xx04H			
RY/BY# Pulse- On-Write/Erase		8	Write	x	xx96H	Write	x	xx05H			
Sleep		12	Write	Х	xxF0H						
Abort			Write	Х	xx80H						

4.4 VS/MS28F016SV—Performance Enhancement Command Bus Definitions

ADDRESS

ADDRESS BA = Block Address PA = Page Butter Address RA = Extended Register Address WA = Write Address X = Don't Care

DATA

AD = Array Data PD = Page Buffer Data BSRD = BSR Data GSRD = GSR Data

VS28F016SV, MS28F016SV FlashFile™ Memory

NOTES:

1. RA can be the GSR address or any BSR address. See Figures 4 and 5 for Extended Status Register memory maps. 2. Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.

3. A₀ is automatically complemented to load second byte of data. BYTE# must be at V_{IL}. A₀ value determines which WD/BC is supplied first: $A_0 = 0$ looks at the WDL/BCL, $A_0 = 1$ looks at the WDH/BCH. 4. BCH/WCH must be at 00H for this product because of the 256-byte (128-word) Page Buffer size, and to avoid writing the

Page Buffer contents to more than one 256-byte segment within an array block. They are simply shown for future Page Buffer expandability.

5. In x16 mode, only the lower byte DQ₀₋₇ is used for WCL and WCH. The upper byte DQ₈₋₁₅ is a don't care.

6. PA and PD (whose count is given in cycles 2 and 3) are supplied starting in the fourth cycle, which is not shown.

7. This command allows the user to swap between available Page Buffers (0 or 1).

8. These commands reconfigure RY/BY# output to one of two pulse-modes or enable and disable the RY/BY# function. 9. Write address, WA, is the Destination address in the flash array which must match the Source address in the Page Buffer. Refer to the 16-Mbit Flash Product Family User's Manual.

10. BCL = 00H corresponds to a byte count of 1. Similarly, WCL = 00H corresponds to a word count of 1.

11. After writing the Upload Device Information command and the Confirm command, the following information is output at Page Buffer addresses specified below:

Address
06H, 07H (Byte Mode)
03H (Word Mode)
1EH (Byte Mode)
0FH (DQ ₀₋₇) (Word Mode)
1FH (Byte Mode)
0FH (DQ ₈₋₁₅) (Word Mode)

Information

Device Revision Number Device Revision Number Device Configuration Code Device Configuration Code Device Proliferation Code (01H) Device Proliferation Code (01H)

A page buffer swap followed by a page buffer read sequence is necessary to access this information. The contents of all other Page Buffer locations, after the Upload Device Information command is written, are reserved for future imple-mentation by Intel Corporation. See Section 4.8 for a description of the Device Configuration Code. This code also corresponds to data written to the 28F016SV after writing the RY/BY# Reconfiguration command.

12. To ensure that the 28F0165V's power consumption during Sleep Mode reaches the deep power-down current level, the system also needs to de-select the chip by taking either or both $CE_0 \#$ or $CE_1 \#$ high. 13. The upper byte of the data bus (DQ_{8-15}) during command writes is a Don't Care in x16 operation of the device.



4.5 Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	R	R			
7	6	5	4	3	2	1	0			
CSR.7 = WRIT $1 = Reac$ $0 = Busy$ $CSR.6 = ERAS$ $1 = Erase$	TE STATE MAG ly SE-SUSPEND e Suspended	CHINE STAT STATUS	US RY/BY# determin Suspenc (ESS, ES	e output or WSM e completion of l, or Data Write) 6 or DWS) is che	NOTES: S bit must b an operatio before the a cked for suc	be checked f n (Erase, Er appropriate s ccess.	to ase Status bit			
0 = Erass $CSR.5 = ERAS$ $1 = Error$ $0 = Succ$ $CSR.4 = DAT$ $1 = Error$ $0 = Data$	e In Progress/0 SE STATUS In Block Erasu essful Block E A-WRITE STA in Data Write Write Success	Completed rre rase FUS	If DWS a imprope CSR and	If DWS and ES are set to "1" during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.						
$ \begin{array}{l} 0 = \text{Data Write Successful} \\ \text{CSR.3} = V_{\text{PP}} \text{STATUS} \\ 1 = V_{\text{PP}} \text{Error Detect, Operation Abort} \\ 0 = V_{\text{PP}} \text{OK} \end{array} \\ \begin{array}{l} \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous indication of } V_{\text{PP}} \text{level}. \ \text{The VPPS bit, unlike an A/D converter, does not provide continuous expected on } V_{\text{PP}} \text{has not been switched on. } V_{\text{PP}} \text{Is and } V_{\text{PPH1}} \text{(min)} \text{and between } V_{\text{PPH1}} \text{(min)} \text{and above } V_{\text{PPH2}} \text{(min)} \text{and above } V_{\text{PPH2}} \text{(max)}. \ \text{In the VPP} \text$										
These bits are	reserved for fu	ture use; mas	sk them out whe	on polling the CS	R.					

4.6 Global Status Register

WSMS	OSS	DOS	DSS	QS	PBAS	PBS	PBSS			
7	6	5	4	3	2	1	0			
GSR.7 = WR 1 = Rea 0 = Bus	ITE STATE M ady By	IACHINE STA	.TUS [1 de Su Bi bi	NOTES: [1] RY/BY # output or WSMS bit must be checked to determine completion of an operation (Block Lock, Suspend, any RY/BY # reconfiguration, Upload Status Bits, Erase or Data Write) before the appropriate Status bit (OSS or DOS) in schede for upped						
GSR.6 = OPI $1 = Ope$ $0 = Ope$ $GSR.5 = DEV$ $1 = Ope$ $0 = Ope$	ERATION SU eration Suspe eration in Prog VICE OPERA eration Unsuc eration Succe	SPEND STAT nded gress/Comple TION STATUS cessful ssful or Curre	US ited S							
Running GSR.4 = DEV 1 = Dev 0 = Dev	VICE SLEEP S vice in Sleep vice Not in Sle	STATUS eep								
$\begin{bmatrix} MATRIX 5/4 \\ 0 0 = 0 \\ B \end{bmatrix}$	peration Suco	cessful or Curr	ently If	If operation currently running, then $GSR.7 = 0$.						
01 = D SI $10 = O$	evice in Sleep leep peration Unsi	o mode or Per	iding If	If device pending sleep, then $GSR.7 = 0$.						
11=0	peration Unsu	uccessful or A	borted O	Operation aborted: Unsuccessful due to Abort command.						
$\begin{vmatrix} \text{GSR.3} = \text{QU} \\ 1 = \text{Que} \\ 0 = \text{Que} \\ \text{GSR.2} = \text{PAC} \end{vmatrix}$	EUE STATUS eue Full eue Available GE BUFFER /	S AVAILABLE S	TATUS							
1 = One 0 = No GSR.1 = PAC 1 = Sele	e or Two Page Page Buffer A GE BUFFER S ected Page B	e Buffers Avai Available STATUS uffer Ready	able Th	The device contains two Page Buffers.						
0 = Sele $GSR.0 = PA0$ $1 = Pag$ $0 = Pag$	ected Page B GE BUFFER S Je Buffer 1 Se Je Buffer 0 Se	uffer Busy SELECT STAT lected lected	Se op TUS	elected Page peration	Buffer is curre	ntly busy with	WSM			

NOTE: 1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.



4.7 Block Status Register

BS	BLS	BOS	BOAS	QS	VPPS	VPPL	R		
7	6	5	4	3	2	1	0		
BSR.7 = F 1 = F 0 = F BSR.6 = F 1 = F	BLOCK STATI Ready Busy BLOCK LOCK Block Unlocke	US STATUS ed for Write/Era	[- d S S ase	NOTES: [1] RY/BY # output or BS bit must be checked to determine completion of an operation (Block Lock, Suspend, Erase or Data Write) before the appropriate Status bits (BOS, BLS) is checked for success.					
0 = 1 BSR.5 = 1 1 = 0 0 = 0	Block Locked BLOCK OPER Dperation Uns Dperation Suc Currently Runr	for Write/Eras ATION STATU successful ccessful or hing	e JS						
$\begin{vmatrix} BSH.4 - I \\ 1 = 0 \\ 0 = 0 \\ MATRIX 5 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\$	Deration Abc Deration Not /4	Aborted	T	he BOAS bit	will not be set u	ntil BSR.7 = 1			
0 0 = 0 1 = 1 0 =	 Operation Su Currently Ru Not a Valid C Operation U 	uccessful or Inning Combination nsuccessful							
$ \begin{array}{c} 1 1 = \\ BSR.3 = 0 \\ 1 = 0 \\ 0 = 0 \\ BSR.2 = 0 \\ 1 = 0 \end{array} $	• Operation Al QUEUE STAT Queue Full Queue Availat /PP STATUS	borted US ble	C	peration halt	ed via Abort cor	mmand.			
0 = 1 BSR.1 = 1 1 = 1 0 = 1	/pp DK /pp LEVEL /pp Detected /pp Detected	at 5.0V ±10% at 12.0V ±5%	B b a a si o	SR.1 is not g etween the V nd erases wit nin), betweer bove V _{PPH2} (r hould not be n the 28F016	uaranteed to re PPH1 and VPPH h Vpp between N VpPH1(max) ar max) produce sp attempted. BSF SA.	port accurate fe ₂ voltage range V _{PPLK} (max) ar nd V _{PPH2} (min), purious results 8.1 was a RESE	edback s. Writes d V _{PPH1} and and RVED bit		
BSR.0 = F	RESERVED F	OR FUTURE E		TS ling the BSB	9				
This bit is reserved for future use, mask it out when poining the BBhs.									

NOTE: 1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

VS28F016SV, MS28F016SV FlashFile™ Memory

4.8 Device Configuration Code R R R R RB2 RB1 RB0 R 7 6 5 4 3 2 1 0 NOTES: DCC.2-DCC.0 = RY/BY# CONFIGURATION (RB2-RB0) Undocumented combinations of RB2-RB0 are reserved by Intel Corporation for future 001 = Level Mode (Default)010 = Pulse-On-Write implementations and should not be used. 011 = Pulse-On-Erase 100 = RY/BY # Disabled 101 = Pulse-On-Write/Erase DCC.7-DCC.3 = RESERVED FOR FUTURE ENHANCEMENTS These bits are reserved for future use; mask them out when reading the Device Configuration Code. Set these bits to "0" when writing the desired RY/BY# configuration to the device.

Advance information



5.0 ELECTRICAL SPECIFICATIONS

5.1 Absolute Maximum Ratings*

Temperature Under Bias

Storage Temperature-65° to +125°C

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and ex-tended exposure beyond the "Operating Conditions" may affect device reliability.

$V_{CC} = 3.3V \pm 0.15V \text{ Systems}^{(4)}$

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
T _{CSE2}	Operating Temperature, SE2		-40	+ 125	°C	
T _{CSE1}	Operating Temperature, SE1		-55	+ 125	°C	
V _{CC}	V _{CC} with Respect to GND	1	-0.2	7.0	V	
V _{PP}	V _{PP} Supply Voltage with Respect to GND	1,2	-0.2	14.0	V	
V	Voltage on any Pin (except $V_{CC},V_{PP})$ with Respect to GND	1,5	-0.5	V _{CC} + 0.5	V	
I	Current into any Non-Supply Pin	5		±30	mA	
IOUT	Output Short Circuit Current	3		100	mA	

V_{CC} = 5.0V $\pm 0.5V,\,V_{CC}$ = 5.0V $\pm 0.25V$ Systems^(4, 5)

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
T _{CSE2}	Operating Temperature, SE2		-40	+ 125	°C	
T _{CSE1}	Operating Temperature, SE1		-55	+ 125	°C	
V _{CC}	V _{CC} with Respect to GND	1	-0.2	7.0	V	
V _{PP}	V _{PP} Supply Voltage with Respect to GND	1,2	-0.2	14.0	V	
V	Voltage on any Pin (except V_{CC}, V_{PP}) with Respect to GND	1,5	-2.0	7.0	v	
I	Current into any Non-Supply Pin	5		±30	mA	
IOUT	Output Short Circuit Current	3		100	mA	

NOTES:

1. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is V_{CC} + 0.5V which, during transitions, may overshoot to V_{CC} + 2.0V for periods <20 ns.

2. Maximum DC voltage on V_{PP} may overshoot to \pm 14.0V for periods <20 ns.

Output shorted for no more than one second. No more than one output shorted at a time.
 AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.
 This specification also applies to pin marked "NC".
 5% V_{CC} specifications refer to the VS/MS28F016SV-80 in its high speed test configuration.



5.2 Capacitance

For a 3.3V \pm 0.15V System:

Sym	Parameter	Notes	Тур	Max	Units	Test Conditions
C _{IN}	Capacitance Looking into an Address/Control Pin	1	6	8	pF	$T_A = 25^{\circ}C$, f = 1.0 MHz
C _{OUT}	Capacitance Looking into an Output Pin	1	8	12	pF	$T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$
C _{LOAD}	Load Capacitance Driven by Outputs for Timing Specifications	1,2		50	pF	For $V_{CC}=$ 3.3V $\pm 0.15V$
	Equivalent Load Timing Circuit			2.5	ns	50 Ω transmission line delay

For a 5.0V System:

Sym	Parameter	Notes	Тур	Max	Units	Test Conditions
C _{IN}	Capacitance Looking into an Address/Control Pin	1	6	8	pF	$T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$
C _{OUT}	Capacitance Looking into an Output Pin	1	8	12	pF	$T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$
C _{LOAD}	Load Capacitance Driven by	1,2		100	pF	For $V_{CC}=$ 5.0V $\pm 0.5V$
	Outputs for Timing Specifications			30	pF	For $V_{CC}=$ 5.0V $\pm 0.25V$
	Equivalent Testing Load Circuit for $V_{CC}\pm10\%$			2.5	ns	25 Ω transmission line delay
	Equivalent Testing Load Circuit for $V_{CC} \pm 5\%$			2.5	ns	85 Ω transmission line delay

NOTES:

Sampled, not 100% tested. Guaranteed by design.
 To obtain iBIS models for the VS/MS28F016SV, please contact your local Intel/Distribution Sales Office.

VS28F016SV, MS28F016SV FlashFile™ Memory



5.3 Timing Nomenclature	t _{CE}
All 3.3V system timings are measured from where signals cross 1.5V.	t _{OE}
For 5.0V systems use the standard JEDEC cross	t _{ACC}
Each timing parameter consists of 5 characters	t _{AS}
Some common examples are defined as follows:	t _{DH}

	$t_{\mbox{ELQV}}$ time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V)
	t_{GLQV} time(t) from OE $\#$ (G) going low (L) to the outputs (Q) becoming valid (V)
С	t_{AVQV} time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)
	t_{AVWH} time(t) from address (A) valid (V) to WE $\#$ (W) going high (H)

 t_{WHDX} time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
А	Address Inputs	н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
E	CE# (Chip Enable)	X	Driven, but not Necessarily Valid
F	BYTE# (Byte Enable)	Z	High Impedance
G	OE# (Output Enable)		
W	WE# (Write Enable)		
Р	RP# (Deep Power-Down Pin)		
R	RY/BY# (Ready Busy)		
V	Any Voltage Level		
Y	3/5# Pin		
5V	V _{CC} at 4.5V Minimum		
3V	V _{CC} at 3.15V Minimum		



NOTE:

1. Testing characteristics for VS/MS28F016SV-085 (Standard Testing Configuration) and VS/MS28F016SV-100.





Figure 8. Transient Equivalent Testing Load Circuit (V_{CC}=5.0V \pm 10%)





Figure 10. High Speed Transient Equivalent Testing Load Circuit (V_{CC} = 5.0V $\pm 5\%$)

5.4 DC Characteristics $V_{CC} = 3.3V \pm 0.15V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
ILI	Input Load Current	1		±1	μΑ	$\label{eq:VCC} \begin{split} V_{CC} &= V_{CC} \text{ Max}, \\ V_{IN} &= V_{CC} \text{ or GND} \end{split}$
ILO	Output Leakage Current	1		±10	μΑ	$\begin{array}{l} V_{CC} = V_{CC} \; Max, \\ V_{OUT} = V_{CC} \; or \; GND \end{array}$
Iccs	V _{CC} Standby Current	1,5		130	μΑ	$ \begin{array}{l} {\sf V}_{CC} = {\sf V}_{CC} {\sf Max}, \\ {\sf CE}_0 \#, {\sf CE}_1 \#, {\sf RP} \# = {\sf V}_{CC} \\ \pm 0.2 {\sf V} \\ {\sf BYTE} \#, {\sf WP} \#, 3/5 \# = {\sf V}_{CC} \\ \pm 0.2 {\sf V} \text{ or GND } \pm 0.2 {\sf V} \end{array} $
				4	mA	$\label{eq:VCC} \begin{split} & V_{CC} = V_{CC} Max, \\ & CE_0 \texttt{\#}, CE_1 \texttt{\#}, RP \texttt{\#} = V_{IH} \\ & BYTE \texttt{\#}, WP \texttt{\#}, \texttt{3/5} \texttt{\#} = V_{IH} or V_{IL} \end{split}$
ICCD	V _{CC} Deep Power- Down Current	1		50	μΑ	$\label{eq:RP} \begin{array}{l} RP \textit{\#} = GND \pm 0.2V \\ BYTE \textit{\#} = V_{CC} \pm 0.2V \text{ or} \\ GND \pm 0.2V \end{array}$
I _{CCR} 1	V _{CC} Read Current	1,4,5		60	mA	$\begin{array}{l} V_{CC} = V_{CC} \mbox{ Max} \\ CMOS: CE_0 \#, CE_1 \# = GND \\ \pm 0.2V \\ BYTE \# = GND \pm 0.2V \mbox{ or } \\ V_{CC} \pm 0.2V \\ Inputs = GND \pm 0.2V \mbox{ or } \\ V_{CC} \pm 0.2V \\ TTL: CE_0 \#, CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} \mbox{ or } V_{IH} \\ INPUTS = V_{IL} \mbox{ or } V_{IH}, \\ f = 8 \mbox{ MHz}, I_{OUT} = 0 \mbox{ mA} \end{array}$
I _{CCR} 2	V _{CC} Read Current	1,4,5,6		40	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max} \\ CMOS: \ CE_0 \mbox{,} \ CE_1 = \mbox{ GND} \\ \pm 0.2 V_{CC} E_1 E_1 M_2 C_2 V_2 C_2 U_2 U$



5.4 DC Characteristics (Continued) $V_{CC}=3.3V~\pm0.3V,~T_{CSE2}=-40^\circ\text{C}$ to $+125^\circ\text{C},~T_{CSE1}=-55^\circ\text{C}$ to $+125^\circ\text{C}$

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
Iccw	V _{CC} Write Current	1,6		12	mA	Word/Byte Write in Progress $V_{PP} = 12.0V \pm 5\%$
				17	mA	Word/Byte Write in Progress $V_{PP} = 5.0V \pm 10\%$
ICCE	V _{CC} Block Erase Current	1,6		12	mA	Block Erase in Progress $V_{PP} = 12.0V \pm 5\%$
				17	mA	Block Erase in Progress $V_{PP} = 5.0V \pm 10\%$
I _{CCES}	V _{CC} Erase Suspend Current	1,2		6	mA	$CE_0#, CE_1# = V_{IH}$ Block Erase Suspended
IPPS	V _{PP} Standby/Read	1		±100	μΑ	$V_{PP} \leq V_{CC}$
IPPR	Current			200	μΑ	$V_{PP} > V_{CC}$
I _{PPD}	V _{PP} Deep Power- Down Current	1		50	μΑ	$RP\# = GND \pm 0.2V$
I _{PPW}	V _{PP} Write Current	1		15	mA	V _{PP} = 12.0V ±5% Word/Byte Write in Progress
				25	mA	V _{PP} = 5.0V ±10% Word/Byte Write in Progress
I _{PPE}	V _{PP} Erase Current	1		10	mA	V _{PP} = 12.0V ±5% Block Erase in Progress
				20	mA	V _{PP} = 5.0V ±10% Block Erase in Progress
I _{PPES}	V _{PP} Erase Suspend Current	1		200	μΑ	$V_{PP} = V_{PPH1 or} V_{PPH2},$ Block Erase Suspended
VIL	Input Low Voltage		-0.3	0.8	V	
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.3	v	
V _{OL}	Output Low Voltage			0.4	V	$V_{CC} = V_{CC}$ Min and $I_{OL} = 4$ mA

5.4 DC Characteristics (Continued)

 V_{CC} = 3.3V ±0.15V, T_{CSE2} = -40°C to +125°C, T_{CSE1} = -55°C to +125°C

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
V _{OH} 1	Output High Voltage		2.4		V	$I_{OH} = -2.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
V _{OH} 2			V _{CC} -0.2		V	$\begin{array}{l} I_{OH}=-100\;\mu\text{A}\\ V_{CC}=V_{CC}\:\text{Min} \end{array}$
V _{PPLK}	V _{PP} Erase/Write Lock Voltage	3	0.0	1.8	V	
V _{PPH1}	V _{PP} during Write/Erase Operations	3	4.5	5.5	V	
V _{PPH2}	V _{PP} during Write/Erase Operations	3	11.4	12.6	V	
V _{LKO}	V _{CC} Erase/Write Lock Voltage		1.8		V	

NOTES:

1. All currents are in RMS unless otherwise noted. These currents are valid for all product versions (package and speeds).

1. All currents are in RMS unless otherwise noted. These currents are valid for all product versions (package and speeds). 2. I_{CCES} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{CCES} and I_{CCR} . 3. Block Erases, Word/Byte Writes and Lock Block operations are inhibited when $V_{PP} \leq V_{PPLK}$ and not guaranteed in the ranges between V_{PPLK} (max) and V_{PPH1} (min), between V_{PPH1} (max) and V_{PPH2} (min) and above V_{PPH2} (max). 4. Automatic Power Savings (APS) reduces I_{CCR} to less than 3 mA in static operation. 5. CMOS Inputs are either $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$. TTL Inputs are either V_{IL} or V_{IH} . 6. Sampled, but not 100% tested. Guaranteed by design.



Sym	Parameter	Notes	Min	Max	Units	Test Conditions
ILI	Input Load Current	1		±1	μΑ	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} \text{ or GND}$
ILO	Output Leakage Current	1		±10	μΑ	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} or GND$
Iccs	V _{CC} Standby Current	1,5		130	μΑ	$\begin{array}{l} {\sf V}_{CC} = {\sf V}_{CC} {\sf Max} \\ {\sf CE}_0 {}^{\#}, {\sf CE}_1 {}^{\#}, {\sf RP} {}^{\#} = {\sf V}_{CC} {}^{\pm} \\ {\sf 0.2V} \\ {\sf BYTE} {}^{\#}, {\sf WP} {}^{\#} = {\sf V}_{CC} {}^{\pm} \\ {\sf 0.2V} {\rm or} {\sf GND} {}^{\pm} {\rm 0.2V} \end{array}$
				4	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max} \\ CE_0 \#, CE_1 \#, RP \# = V_{IH} \\ BYTE \#, WP \#, 3/5 \# = V_{IH} \mbox{ or } V_{IL} \end{array}$
ICCD	V _{CC} Deep Power- Down Current	1		50	μΑ	$\begin{array}{l} RP \# \ = \ GND \ \pm 0.2V \\ BYTE \# \ = \ V_{CC} \ \pm 0.2V \ or \\ GND \ \pm 0.2V \end{array}$
I _{CCR} 1	V _{CC} Read Current	1,4,5		135	mA	$\begin{array}{l} V_{CC} = V_{CC} \; Max, \\ CMOS:CE_0 \#, CE_1 \# = GND \ \pm \\ 0.2V \\ BYTE \# = GND \ \pm 0.2V \; or \\ V_{CC} \ \pm 0.2V \\ Inputs = GND \ \pm 0.2V \; or \\ V_{CC} \ \pm 0.2V \\ TTL: \; CE_0 \#, CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} \; or \; V_{IH}, \\ Inputs = V_{IL} \; or \; V_{IH}, \\ Inputs = 10 \; MHz, \; I_{OUT} = 0 \; mA \end{array}$
I _{CCR} 2	V _{CC} Read Current	1,4,5,6		90	mA	$\label{eq:constraint} \begin{array}{l} V_{CC} = V_{CC} Max, \\ CMOS:CE_0 \#, CE_1 \# = GND \pm \\ 0.2V \\ BYTE \# = GND \pm 0.2V or \\ V_{CC} \pm 0.2V \\ Inputs = GND \pm 0.2V or \\ V_{CC} \pm 0.2V \\ TTL: CE_0 \#, CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} or V_{IH}, \\ Inputs = V_{IL} or V_{IH}, \\ Inputs = V_{IL} or V_{IH}, \\ f = 5 MHz, loutr = 0 mA \end{array}$

5.5 DC Characteristics $V_{CC} = 5.0V \pm 0.5V$, $5.0V \pm 0.25V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$

5.5 DC Characteristics (Continued) $V_{CC} = 5.0V \pm 0.5V$, 5.0V $\pm 0.25V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
Iccw	V _{CC} Write Current	1,6		35	mA	Word/Byte in Progress $V_{PP} = 12.0V \pm 5\%$
				40	mA	Word/Byte in Progress $V_{PP} = 5.0V \pm 10\%$
ICCE	V _{CC} Block Erase Current	1,6		25	mA	Block Erase in Progress $V_{PP} = 12.0V \pm 5\%$
				30	mA	Block Erase in Progress $V_{PP} = 5.0V \pm 10\%$
ICCES	V _{CC} Erase Suspend Current	1,2		10	mA	$CE_0#, CE_1# = V_{IH}$ Block Erase Suspended
I _{PPS}	VPP Standby/Read	1		±100	μA	$V_{PP} \leq V_{CC}$
I _{PPR}	Current			200	μΑ	$V_{PP} > V_{CC}$
I _{PPD}	V _{PP} Deep Power- Down Current	1		50	μΑ	$RP\# = GND \pm 0.2V$
I _{PPW}	V _{PP} Write Current	1,6		12	mA	$V_{PP} = 12.0V \pm 5\%$ Word/Byte Write in Progress
				22	mA	V _{PP} = 5.0V ±10% Word/Byte Write in Progress
I _{PPE}	V _{PP} Block Erase Current	1,6		10	mA	V _{PP} = 12.0V ±5% Block Erase in Progress
				20	mA	$V_{PP} = 5.0V \pm 10\%$ Block Erase in Progress
IPPES	V _{PP} Erase Suspend Current	1		200	μΑ	$V_{PP} = V_{PPH1}$ or V_{PPH2} , Block Erase Suspended
VIL	Input Low Voltage	6	-0.5	0.8	V	
VIH	Input High Voltage	6	2.0	V _{CC} + 0.5	V	



Sym	Parameter	Notes	Min	Max	Units	Test Conditions
V _{OL}	Output Low Voltage	6		0.45	V	$V_{CC} = V_{CC} Min$ $I_{OL} = 5.8 mA$
V _{OH} 1	Output High Voltage	6	0.85 V _{CC}		V	$I_{OH} = -2.5 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
V _{OH} 2		6	V _{CC} -0.4			$I_{OH} = -100 \ \mu A$ $V_{CC} = V_{CC} Min$
V _{PPLK}	V _{PP} Write/Erase Lock Voltage	3,6	0.0	1.8	V	
V _{PPH1}	V _{PP} during Write/Erase Operations		4.5	5.5	V	
V _{PPH2}	V _{PP} during Write/Erase Operations		11.4	12.6	V	
V _{LKO}	V _{CC} Write/Erase Lock Voltage		1.8		V	

5.5 DC Characteristics (Continued)

s = 5.0V + 0.5V, 5.0V + 0.25V, T_C -40° C to $+125^{\circ}$ C. T_{COE1} = -55° C to $+125^{\circ}$ C v. _

NOTES:

1. All currents are in RMS unless otherwise noted. These currents are valid for all product versions (package and speeds).

2. I_{CCES} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum

2. ICCES is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{CCES} and I_{CCR}. 3. Block Erases, Word/Byte Writes and Lock Block operations are inhibited when $V_{PP} \le V_{PPLK}$ and not guaranteed in the ranges between V_{PPLK} (max) and V_{PPH1} (min), between V_{PPH1} (max) and V_{PPH2} (min) and above V_{PPH2} (max). 4. Automatic Power Saving (APS) reduces I_{CCR} to less than 1 mA in Static operation. 5. CMOS Inputs are either $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$. TTL Inputs are either V_{IL} or V_{IH} . 6. Sampled, not 100% tested. Guaranteed by design.

	Versions				Unite
Sym	Parameter	Notes	Min	Max	Units
t _{AVAV}	Read Cycle Time		120		ns
t _{AVQV}	Address to Output Delay (T _{ACC})			120	ns
t _{ELQV}	CE# to Output Delay (T _{CE})	2,7		120	ns
t _{PHQV}	RP# High to Output Delay			620	ns
t _{GLQV}	OE # to Output Delay (T _{OE})	2		45	ns
t _{ELQX}	CE # to Output in Low Z	3,7	0		ns
t _{EHQZ}	CE# to Output in High Z	3,7		50	ns
t _{GLQX}	OE # to Output in Low Z	3	0		ns
t _{GHQZ}	OE # to Output in High Z	3		30	ns
t _{OH}	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3,7	0		ns
t _{FLQV} t _{FHQV}	BYTE # to Output Delay	3		120	ns
t _{FLQZ}	BYTE # Low to Output in High Z	3		30	ns
t _{ELFL} t _{ELFH}	CE# Low to BYTE# High or Low	3,7		5	ns

5.6 AC Characteristics—Read Only Operations(1) $V_{CC} = 3.3V \pm 0.15V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$, Load = 50 pF

Extended Status Register Reads

_///0//404					
Sym	Parameter	Notes	Min	Max	Units
t _{AVEL}	Address Setup to CE # Going Low	3,7,8,9	0		ns
t _{AVGL}	Address Setup to OE # Going Low	3,7,9	0		ns



	Versions ⁽⁴⁾		VS/MS28 V _{CC} ±	F016SV-85 ₌5% ⁽⁵⁾	VS/MS28 V _{CC} ±	F016SV-85 10% ⁽⁶⁾	VS/MS28F V _{CC} ₌	016SV-100 ⊧ 10%	Unit
Sym	Parameter	Notes	Min	Max	Min	Max	Min	Max	
t _{AVAV}	Read Cycle Time		80		85		100		ns
t _{AVQV}	Address to Output Delay (T _{ACC})			80		85		100	ns
t _{ELQV}	CE <i>#</i> to Output Delay (T _{CE})	2		80		85		100	ns
t _{PHQV}	RP# to Output Delay			400		480		480	ns
tGLQV	OE <i>#</i> to Output Delay (T _{OE})	2		30		35		40	ns
t _{ELQX}	CE# to Output in Low Z	3	0		0		0		ns
t _{EHQZ}	CE# to Output in High Z	3		25		30		35	ns
t _{GLQX}	OE # to Output in Low Z	3	0		0		0		ns
t _{GHQZ}	OE # to Output in High Z	3		25		30		35	ns
t _{OH}	Output Hold from Address, CE # or OE # Change, Whichever Occurs First	3	0		0		0		ns
t _{FLQV} t _{FHQV}	BYTE# to Output Delay	3		80		85		100	ns
t _{FLQZ}	BYTE # Low to Output in High Z	3		25		30		35	ns
t _{ELFL} t _{ELFH}	CE# Low to BYTE# High or Low	3		5		5		5	ns

5.6 AC Characteristics—Read Only Operations⁽¹⁾ (Continued) $V_{CC} = 5.0V \pm 0.25V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$, Load = 30 pF $V_{CC} = 5.0V \pm 0.5V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$, Load = 100 pF

Extended Status Register Reads

Sym	Parameter	Notes	Min	Мах	Min	Max	Min	Max	Unit
t _{AVEL}	Address Setup to CE# Going Low	3,7,8,9	0		0		0		ns
t _{AVGL}	Address Setup to OE # Going Low	3,7,9	0		0		0		ns

VS28F016SV, MS28F016SV FlashFile™ Memory

NOTES:

- 1. See AC Input/Output Reference Waveforms for timing measurements, Figures 6 and 7.
- 2. OE # may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of CE #, without impacting t_{ELQV} . 3. Sampled, not 100% tested. Guaranteed by design.
- 4. Device speeds are defined as: 80/85, 100 ns at V_{CC} = 5.0V equivalent to 120 ns at V_{CC} = 3.3V
 5. See the high speed AC Input/Output Reference Waveforms and AC Testing Load Circuit.
- 6. See the standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.
- 7. CE_x # is defined as the latter of CE_0 # or CE_1 # going low, or the f.
- 8. This timing parameter is used to latch the correct BSR data onto the outputs.

9. The address setup requirement for Extended Status Register reads must only be met referenced to the falling edge of the last control signal to become active (CE0#, CE1#, or OE#). For example, if CE0# or CE1# are activated prior to OE# for an Extended Status Register read, specification t_{AVGL} must be met. On the other hand, if either CE0# or CE1# (or both) are activated after OE#, specification tAVEL must be referenced.



Figure 11. Read Timing Waveforms



Figure 12. BYTE # Timing Waveforms

ADVANCE INFORMATION

intel



5.7 Power-Up and Reset Timings

Figure 13. V_{CC} Power-Up and RP# Reset Waveforms

Symbol	Parameter	Notes	Min	Max	Unit
t _{PLYL} t _{PLYH}	RP# Low to 3/5# Low (High)		0		μs
t _{YLPH} t _{YHPH}	3/5# Low (High) to RP# High	1	2		μs
t _{PL5V} t _{PL3V}	RP# Low to V_{CC} at 4.5V minimum (to V_{CC} at 3.0V min or 3.6V max)	2	0		μS
t _{PHEL3}	RP# High to CE# Low (3.3V V _{CC})	1	405		ns
t _{PHEL5}	RP# High to CE# Low (5V V _{CC})	1	330		ns
t _{AVQV}	Address Valid to Data Valid for $V_{CC}=5V\pm10\%$	3		70	ns
t _{PHQV}	RP# High to Data Valid for V_{CC} = 5V $\pm10\%$	3		400	ns

NOTES:

 CE_0 #, CE_1 # and OE# are switched low after Power-Up.

1. The type and/or type times must be strictly followed to guarantee all other read and write specifications for the VS/MS28F016SV.

2. The power supply may start to switch concurrently with RP# going low.

3. The address access time and RP# high to data valid time are shown for 5.0V V_{CC} operation of the 28F016SV-085 (Standard Test Configuration). Refer to the AC Chracteristics—Read Only Operations for 3.3V V_{CC} and 5.0V V_{CC} (High Speed Test Configuration) values.



	Versions				
Sym	Parameter	Notes	Min	Max	Unit
t _{AVAV}	Write Cycle Time		120		ns
t _{VPWH} (1,2)	V _{PP} Setup to WE# Going High	3	100		ns
t _{PHEL}	RP# Setup to CE# Going Low	3,7	480		ns
t _{ELWL}	CE# Setup to WE# Going Low	3,7	10		ns
t _{AVWH}	Address Setup to WE # Going High	2,6	75		ns
t _{DVWH}	Data Setup to WE # Going High	2,6	75		ns
t _{WLWH}	WE# Pulse Width		75		ns
t _{WHDX}	Data Hold from WE# High	2	10		ns
t _{WHAX}	Address Hold from WE # High	2	10		ns
t _{WHEH}	CE# Hold from WE# High	3,7	10		ns
t _{WHWL}	WE# Pulse Width High		45		ns
tGHWL	Read Recovery before Write	3	0		ns
t _{WHRL}	WE# High to RY/BY# Going Low	3		100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0		ns
t _{PHWL}	RP# High Recovery to WE# Going Low	3	480		ns
t _{WHGL}	Write Recovery before Read		95		ns
t _{QVVL} (1,2)	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0		με
t _{WHQV} (1)	Duration of Word/Byte Write Operation	3,4,5,11	5		μ
t _{WHOV} (2)	Duration of Block Erase Operation	3,4	0.3	10	se

5.8	AC Characteristics for WE # — Controlled Command Write Operations ⁽¹⁾
Vcc	$= 3.3V \pm 0.15V$ T _{CCC0} $= -40^{\circ}$ C to $\pm 125^{\circ}$ C T _{CCC1} $= -55^{\circ}$ C to $\pm 125^{\circ}$ C Load $= 50$ pF

5.8 AC Characteristics for WE #—Controlled Command Write Operations⁽¹⁾ (Continued)</sup>

 $V_{CC} = 5.0V \pm 0.25V$, $T_{CSE2} = -40^{\circ}$ C to $+125^{\circ}$ C, $T_{CSE1} = -55^{\circ}$ C to $+125^{\circ}$ C, Load = 30 pF $V_{CC} = 5.0V \pm 0.5V$, $T_{CSE2} = -40^{\circ}$ C to $+125^{\circ}$ C, $T_{CSE1} = -55^{\circ}$ C to $+125^{\circ}$ C, Load = 100 pF

	Versions		VS/MS28F016SV-85 V _{CC} ±5%		VS/MS28 V _{CC} :	F016SV-85 ± 10%	VS/MS28F V _{CC} :	Unit	
Sym	Parameter	Notes	Min	Max	Min	Max	Min	Max	
t _{AVAV}	Write Cycle Time		80		85		100		ns
t _{VPWH} (1) t _{VPWH} (2)	V _{PP} Setup to WE <i>#</i> Going High	3	100		100		100		ns
t _{PHEL}	RP# Setup to CE# Going Low	3,7	480		480		480		ns
t _{ELWL}	CE# Setup to WE# Going Low	3,7	0		0		0		ns
t _{avwh}	Address Setup to WE <i>#</i> Going High	2,6	50		50		50		ns
t _{DVWH}	Data Setup to WE # Going High	2,6	50		50		50		ns
^t wlwh	WE # Pulse Width		50		60		70		ns
t _{WHDX}	Data Hold from WE <i>#</i> High	2	10		10		10		ns
t _{WHAX}	Address Hold from WE # High	2	10		10		10		ns
^t WHEH	CE# Hold from WE# High	3,7	10		10		10		ns
t _{WHWL}	WE# Pulse Width High		30		30		30		ns
^t GHWL	Read Recovery before Write	3	0		0		0		ns
twhrl	WE# High to RY/BY# Going Low	3		100		100		100	ns
t _{RHPL}	RP # Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY # High	3	0		0		0		ns



5.8 AC Characteristics for WE #—Controlled Command Write Operations	_S (1)
$V_{CC} = 5.0V \pm 0.25V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$, Load = 30 pF	2
$V_{CC} = 5.0V \pm 0.5V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$, Load $= 100 \text{ pF}$	-
(Continued)	

	Versions		VS/MS28F016SV-85 V _{CC} ±5%		VS/MS28F016SV-85 $V_{CC} \pm 10\%$		VS/MS28F016SV-100 V _{CC} ± 10%		Unit
Sym	Parameter	Notes	Min	Max	Min	Max	Min	Мах	
^t PHWL	RP# High Recovery to WE# Going Low	3	1		1		1		μs
^t WHGL	Write Recovery before Read		60		65		70		ns
t _{QVVL} ⁽¹⁾ t _{QVVL} ⁽²⁾	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/ BY# High	3	0		0		0		μs
t _{WHQV} (1)	Duration of Word/Byte Write Operation	3,4,5,11	4.5		4.5		4.5		μs
t _{WHQV} (2)	Duration of Block Erase Operation	3,4	0.3	10	0.3	10	0.3	10	sec

NOTES:

1. Read timings during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, not 100% tested. Guaranteed by design.

4. Write/Erase durations are measured to valid Status Register (CSR) Data. $V_{PP} = 12.0V \pm 0.6V$

White/Elase durations are inequaled to valid status heighter (CSA) Data. Vpp = 12.0V ±0.0V ±0.0V
 Word/Byte Write operations are typically performed with 1 Programming Pulse.
 Address and Data are latched on the rising edge of WE# for all Command Write operations.
 CE_x# is defined as the latter of CE₀# or CE₁# going low, or the first of CE₀# or CE₁# going high.
 Device speeds are defined as:

 Bevice speeds are defined as: 80/85, 100 ns at V_{CC} = 5.0V equivalent to 120 ns at V_{CC} = 3.3V
 See the high speed AC Input/Output Reference Waveforms and AC Testing Load Circuit.
 See the standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.
 The TBD information will be available in a technical paper. Please contact Intel's Application Hotline or your local sales office for more information.



Figure 14. AC Waveforms for Command Write Operations



	Versions				11
Sym	Parameter	Notes	Min	Мах	
t _{AVAV}	Write Cycle Time		120		ns
t _{PHWL}	RP# Setup to WE# Going Low	3	480		ns
t _{VPEH} (1,2)	V _{PP} Setup to CE # Going High	3,7	100		ns
tWLEL	WE# Setup to CE# Going Low	3,7	0		ns
t _{AVEH}	Address Setup to CE # Going High	2,6,7	75		ns
t _{DVEH}	Data Setup to CE # Going High	2,6,7	75		ns
t _{ELEH}	CE # Pulse Width	7	75		ns
t _{EHDX}	Data Hold from CE # High	2,7	10		ns
t _{EHAX}	Address Hold from CE# High	2,7	10		ns
t _{EHWH}	WE# hold from CE# High	3	10		ns
t _{EHEL}	CE # Pulse Width High	7	45		ns
t _{GHEL}	Read Recovery before Write	3	0		ns
t _{EHRL}	CE # High to RY/BY # Going Low	3,7		100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0		ns
t _{PHEL}	RP# High Recovery to CE# Going Low	3,7	480		ns
t _{EHGL}	Write Recovery before Read		95		ns
t _{QVVL} (1,2)	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0		μs
t _{EHQV} (1)	Duration of Word/Byte Write Operation	3,4,5,11	5		μs
t _{EHOV} (2)	Duration of Block Erase Operation	4	0.3	10	sec

5.9 A	AC Characteristics	for CE # — Controlled	l Command Write Operations ^{(*}	ľ
-------	--------------------	-----------------------	--	---

5.9 AC Characteristics for CE # — Controlled Command Write Operations(1) (Continued)

 $V_{CC} = 5.0V \pm 0.25V$, $T_{CSE2} = -40^{\circ}$ C to $+125^{\circ}$ C, $T_{CSE1} = -55^{\circ}$ C to $+125^{\circ}$ C, Load = 30 pF $V_{CC} = 5.0V \pm 0.5V$, $T_{CSE2} = -40^{\circ}$ C to $+125^{\circ}$ C, $T_{CSE1} = -55^{\circ}$ C to $+125^{\circ}$ C, Load = 100 pF

	Maraiana(4)		VS/MS28	F016SV-85	VS/MS28	VS/MS28F016SV-85 VS/MS28		016SV-100	
	versions(+)		V _{CC}	±5%	V _{CC}	± 10%	V _{CC}	± 10%	Unit
Sym	Parameter	Notes	Min	Max	Min	Max	Min	Max	
t _{AVAV}	Write Cycle Time		80		85		100		ns
^t PHWL	RP# Setup to WE# Going Low	3	480		480		480		ns
^t VPEH ^(1,2)	V _{PP} Setup to CE <i>#</i> Going High	3,7	100		100		100		ns
^t WLEL	WE# Setup to CE# Going Low	3,7	0		0		0		ns
t _{AVEH}	Address Setup to CE # Going High	2,6,7	50		50		50		ns
^t DVEH	Data Setup to CE # Going High	2,6,7	50		50		50		ns
^t ELEH	CE # Pulse Width	7	50		60		70		ns
t _{EHDX}	Data Hold from CE# High	2,7	10		10		10		ns
t _{EHAX}	Address Hold from CE # High	2,7	10		10		10		ns
t _{EHWH}	WE Hold from CE # High	3,7	10		10		10		ns
t _{EHEL}	CE # Pulse Width High	7	30		30		30		ns
tGHEL	Read Recovery before Write	3	0		0		0		ns
t _{EHRL}	CE# High to RY/BY# Going Low	3,7		100		100		100	ns
^t RHPL	RP # Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY # High	3	0		0		0		ns



5.9 AC Characteristics for CE # — Controlled Command Write Opera	tions ⁽¹⁾
$V_{CC} = 5.0V \pm 0.25V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$, Load =	30 pF
$V_{CC} = 5.0V \pm 0.5V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$, Load =	100 pF
(Continued)	

	Versiens(4)		VS/MS28	F016SV-85	VS/MS28	F016SV-85	VS/MS28F		
	versions(*)		V _{CC}	±5%	V _{CC}	± 10%	V _{CC}	± 10%	Unit
Sym	Parameter	Notes	Min	Max	Min	Max	Min	Max	
^t PHEL	RP# High Recovery to CE# Going Low	3,7	1		1		1		μs
t _{EHGL}	Write Recovery before Read		60		65		70		ns
t _{QVVL} (1,2)	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data at RY/BY# High	3	0		0		0		μs
t _{EHQV} ⁽¹⁾	Duration of Word/Byte Write Operation	3,4,5,11	4.5		4.5		4.5		μs
t _{EHQV} (2)	Duration of Block Erase Operation	3,4	0.3	10	0.3	10	0.3	10	sec

NOTES:

1. Read timings during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, not 100% tested. Guaranteed by design.

4. Write/erase durations are measured to valid Status Data. $V_{PP} = 12.0V \pm 0.6V$.

5. Word/Byte Write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of CE₁ # for all command write operations. 7. CE_x # is defined as the latter of CE_0 # or CE_1 # going low, or the first of CE_0 # or CE_1 # going high.

8. Device speeds are defined as:

80/85, 100 ns at V_{CC} = 5.0V equivalent to 120 ns at V_{CC} = 3.3V
9. See the high speed AC Input/Output Reference Waveforms and AC Testing Load Circuit.

10. See the standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.

11. The TBD information will be available in a technical paper. Please contact Intel's Application Hotline or your local sales office for more information.

VS28F016SV, MS28F016SV FlashFile™ Memory





5.10 AC Characteristics for WE # — Controlled Page Buffer Write Operations⁽¹⁾

 V_{CC} = 3.3V ±0.3V, T_{CSE2} = -40°C to +125°C, T_{CSE1} = -55°C to +125°C, Load = 50 pF

Versions				28F016SV-120			
Sym	Parameter	Notes	Min	Тур	Max	Unit	
t _{AVWL}	Address Setup to WE # Going Low	2	25			ns	

V_{CC} = 5.0V $\pm 0.5 V,\, T_{CSE2}$ = $\,-40^\circ C$ to $\,+\,125^\circ C,\, T_{CSE1}$ = $\,-55^\circ C$ to $\,+\,125^\circ C,\, Load$ = 50 pF

Versiens(3)		V _{CC} ±5%	28F	28F016SV-080 ⁽⁴⁾					
versions(3)		$V_{CC} \pm 10\%$	28F016SV-080 ⁽⁵⁾		28F016SV-085 ⁽⁵⁾			Unit	
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	
t _{AVWL}	Address Setup to WE # Going Low	2	15			15			ns

NOTES:

1. All other specifications for WE #-Controlled Write Operations can be found in section 5.8.

2. Address must be valid during the entire WE # low pulse.

3. Device speeds are defined as:

80/85, 100 ns at V_{CC} = 5.0V equivalent to 120 ns at V_{CC} = 3.3V
4. See the high speed AC Input/Output Reference Waveforms and AC Testing Load Circuit.

5. See the standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.



Figure 16. WE #—Controlled Page Buffer Write Timing Waveforms (Loading Data to the Tape Buffer)



5.11 AC Characteristics for CE # — Controlled Page Buffer Write Operations⁽¹⁾

Versions				28F016SV-120			
Sym	Parameter	Notes	Min	Тур	Max		
t _{AVEL}	Address Setup to CE # Going Low	2, 3	25			ns	

 V_{CC} = 5.0V ± 0.5 V, T_{CSE2} = $-40^\circ C$ to $+125^\circ C,$ T_{CSE1} = $-55^\circ C$ to $+125^\circ C,$ Load = 50 pF

Versions(4)		V _{CC} ±5%	28F	016SV-0	80(5)					
versions(4)		V _{CC} ± 10%	28F016SV-080 ⁽⁶⁾		28F016SV-085 ⁽⁶⁾			Unit		
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Мах		
t _{AVEL}	Address Setup to CE# Going Low	2, 3	15			15			ns	

NOTES:

1. All other specifications for CE #-Controlled Write Operations can be found in section 5.9.

2. Address must be valid during the entire CE# low pulse. 3. CEx# is defined as the latter of CE₀# or CE₁# going low, or the first of CE₀# or CE₁# going high.

EXP is defined as the fatter of CE₀# of CE₁# going low, of the first of CE₁# going low, of CE₁# going low, of the first of CE₀# of CE₁# going low, of the first of CE₀# of CE₁# going low, of the first of CE₀# of CE₁# going low, of the first of CE₀# of CE₁# going low, of the first of CE₀# of CE₁# going low, of CE₁# goi



Figure 17. Controller Page Buffer Write Timing Waveforms (Loading Data to the Page Buffer)

.00				USET	
Sym	Parameter	Notes	Typ ⁽¹⁾	Units	Test Conditions
	Page Buffer Byte Write Time	2,6,7	8	μs	
	Page Buffer Word Write Time	2,6,7	16	μs	
t _{WHRH} 1A	Byte Write Time	2,7	29	μs	
t _{WHRH} 1B	Word Write Time	2,7	35	μs	
t _{WHRH} (2)	Block Write Time	2,7	1.9	sec	Byte Write Mode
t _{WHRH} (3)	Block Write Time	2,7	1.2	sec	Word Write Mode
	Block Erase Time	2,7	1.4	sec	
	Full Chip Erase Time	2,7	44.8	sec	
	Erase Suspend Latency Time to Read	4	12	μs	
	Auto Erase Suspend Latency Time to Write		15	μs	

5.12 Erase and Word/Byte Write Performance(3,5) $V_{CC} = 3.3V \pm 0.15V$, $V_{PP} = 5.0V \pm 0.5V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$ to $+125^{\circ}C$

$V_{CC} = 3.3V$	$+0.15V.V_{DD} =$	12.0V +0.6V	$T_{CSE2} = -40^{\circ}C$ to	$+125^{\circ}C_{1}T_{CSE1} =$	-55° C to $+125^{\circ}$ C
•0.0•	±0.10 v , v pp	12.00 ± 0.00 ,	10SE2 40 0 10	120 0, 16SE1	00 0 10 1 120 0

Sym	Parameter	Notes	Typ ⁽¹⁾	Units	Test Conditions
	Page Buffer Byte Write Time	2,6,7	2.2	μs	
	Page Buffer Word Write Time	2,6,7	4.4	μs	
t _{WHRH} (1)	Word/Byte Write Time	2,7	9	μs	
t _{WHRH} (2)	Block Write Time	2,7	0.6	sec	Byte Write Mode
t _{WHRH} (3)	Block Write Time	2,7	0.3	sec	Word Write Mode
	Block Erase Time	2	0.8	sec	
	Full Chip Erase Time	2,7	25.6	sec	
	Erase Suspend Latency Time to Read	4	9	μs	
	Auto Erase Suspend Latency Time to Write		12	μs	



$V_{CC} = 5.0V, V_{PP} = 5.0V \pm 0.5V, T_{CSE2} = -40^{\circ}C \text{ to } + 125^{\circ}C, T_{CSE1} = -55^{\circ}C \text{ to } + 125^{\circ}C$							
Sym	Parameter	Notes	Typ ⁽¹⁾	Units	Test Conditions		
	Page Buffer Byte Write Time	2,6,7	8	μs			
	Page Buffer Word Write Time	2,6,7	16	μs			
t _{WHRH} 1A	Byte Write Time	2,7	20	μs			
t _{WHRH} 1B	Word Write Time	2,7	25	μs			
t _{WHRH} (2)	Block Write Time	2,7	1.4	sec	Byte Write Mode		
t _{WHRH} (3)	Block Write Time	2,7	0.85	sec	Word Write Mode		
	Block Erase Time	2,7	1.0	sec			
	Full Chip Erase Time	2,7	32.0	sec			
	Erase Suspend Latency Time to Read	4	9	μs			
	Auto Erase Suspend Latency Time to Write		12	μs			

5.12 Erase and Word/Byte Write Performance^(3,5) (Continued) $V_{CC} = 5.0V$, $V_{PP} = 5.0V \pm 0.5V$, $T_{CSE2} = -40^{\circ}C$ to $+125^{\circ}C$, $T_{CSE1} = -55^{\circ}C$

 $V_{CC}\,=\,5.0V\,\pm\,0.5V,\,V_{PP}\,=\,12.0V\,\pm0.6V,\,T_{CSE2}\,=\,-40^{\circ}C\ to\ +\,125^{\circ}C,\,T_{CSE1}\,=\,-55^{\circ}C\ to\ +\,125^{\circ}C$

Sym	Parameter	Notes	Typ ⁽¹⁾	Units	Test Conditions
	Page Buffer Byte Write Time	2,6,7	2.1	μs	
	Page Buffer Word Write Time	2,6,7	4.1	μs	
t _{WHRH} (1)	Word/Byte Write Time	2,7	6	μs	
t _{WHRH} (2)	Block Write Time	2,7	0.4	sec	Byte Write Mode
t _{WHRH} (3)	Block Write Time	2,7	0.2	sec	Word Write Mode
	Block Erase Time	2	0.6	sec	
	Full Chip Erase Time	2,7	19.2	sec	
	Erase Suspend Latency Time to Read	4	7	μS	
	Auto Erase Suspend Latency Time to Write		10	μS	

NOTES:

2. 5°C, and normal voltages.
 2. Excludes system-level overhead.

3. These performance numbers are valid for all speed versions.

4. Specification applies to interrupt latency for single block erase. Suspend latency for erase all unlocked blocks operation

extends the maximum latency time to $270 \ \mu s$. 5. Sampled, but not 100% tested. Guaranteed by design. 6. Assumes using the full Page Buffer to Write to Flash (256 bytes or 128 words).

6.0 MECHANICAL SPECIFICATIONS



Figure 18. Mechanical Specifications of the VS/MS28F0165V 56-Lead SSOP Package

Family: Shrink Small Out-Line Package						
Cumhel		Natas				
Symbol	Minimum	Nominal	Maximum	NOLES		
A		1.80	1.90			
A1	0.47	0.52	0.57			
A2	1.18	1.28	1.38			
В	0.25	0.30	0.40			
С	0.13	0.15	0.20			
D	23.40	23.70	24.00			
E	13.10	13.30	13.50			
e ₁		0.80				
He	15.70	16.00	16.30			
N		56				
L ₁	0.45	0.50	0.55			
Y			0.10			
a	2°	3°	4°			
b	3°	4°	5°			
R1	0.45	0.20	0.25			
R2	0.15	0.20	0.25			



DEVICE NOMENCLATURE

V	S	2	8	F	0	1	6	S	V	_	8	5
М	S	2	8	F	0	1	6	S	V	—	8	5
V = SE2 M = SE1	 S =	SSOP						 SV =	= Smart\	A /oltage Te	ccess S echnolog	 peed Iy

Depending on system design specifcations, the VS/MS28F016SV-85 is capable of supporting

- 85 ns access time with a V_{CC} of 5.0V $\pm\,10\%$ and loading of 100 pF
- 100 ns access time with a V_{CC} of 5.0V $\,\pm\,10\%$ and loading of 100 pF

Order Number	Document/Tool
297372	16-Mbit Flash Product Family User's Manual
292163	AP-610 "Flash Memory In-System Code and Data Update Techinques"
292144	AP-393 "28F016SV Compatibility with 28F016SA"
292127	AP-378 "System Optimization Using the Enhanced Features of the 28F016SA"
292126	AP-377 ''16-Mbit Flash Product Family Software Drivers, 28F016SA/ 28F016SV/28F016XS/28F016XD''
292124	AP-387 "Upgrade Considerations from the 28F008SA to the 28F016SA"
292123	AP-374 "Flash Memory Write Protection Techniques"
292092	AP-357 "Power Supply Solutions for Flash Memory"
292165	AB-62 "Compiling Optimized Code for Embedded Flash RAM Memories"
294016	ER-33 "ETOX™ Flash Memory Technology—Insight to Intel's Fourth Generation Process Innovation"
297508	FLASHBuilder Utility
Contact Intel/Distribution Sales Office	Flash Cycling Utility
Contact Intel/Distribution Sales Office	28F016SV iBIS Models
Contact Intel/Distribution Sales Office	28F016SV VHDL/Verilog Models
Contact Intel/Distribution Sales Office	28F016SV Timing Designer Library Files
Contact Intel/Distribution Sales Office	28F016SV Orcad and ViewLogic Schematic Symbols

ADDITIONAL INFORMATION

DATA SHEET REVISION HISTORY

Number	Description
001	Original Version



INTEL CORPORATION, 2200 Mission College Blvd., Santa Clara, CA 95052; Tel. (408) 765-8080

Printed in U.S.A./xxxx/1295/B10M/xx xx