IN74ACT109

Dual J-K Flip-Flop with Set and Reset


High-Speed Silicon-Gate CMOS


The IN74ACT109 is identical in pinout to the LS/ALS109, HC/HCT109. The IN74ACT109 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

This device consists of two J-K $\overline{\text{flip}}$ -flops with individual set, reset, and clock inputs. Changes at the inputs are reflected at the outputs with $\underline{\text{the}}$ next low-to-high transition of the clock. Both Q to Q outputs are available from each flip-flop.


- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- Outputs Source/Sink 24 mA

LOGIC DIAGRAM





PIN $16=V_{CC}$ PIN 8 = GND



PIN ASSIGNMENT

RESET 1	1 ●	16	v _{cc}
J1 [2	15	RESET 2
<u>K1</u> [3	14] J2
CLOCK 1	4	13	□ <u>K2</u>
SET 1	5	12	CLOCK 2
Q1 [6	11	SET 2
<u>Q</u> 1 [7	10	Q2
GND [8	9	Q2

FUNCTION TABLE

Inputs				Outputs		
Set	Reset	Clock	J	K	$Q \overline{Q}$	
L	Н	X	X	X	Н	L
Н	L	X	X	X	L	Н
L	L	X	X	X	H^*	H^*
Н	Н		L	L	L	Н
Н	Н		Н	L	Toggle	
Н	Н		L	Н	No Change	
Н	Н	\	Н	Н	Н	L
Н	Н	L	X	X	No Change	

X = Don't care

*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V_{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
I_{IN}	DC Input Current, per Pin	±20	mA
I_{OUT}	DC Output Sink/Source Current, per Pin	±50	mA
I_{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P_{D}	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)		V_{CC}	V
T_{J}	Junction Temperature (PDIP)		140	°C
T_A	Operating Temperature, All Package Types		+85	°C
I_{OH}	Output Current - High		-24	mA
I_{OL}	Output Current - Low		24	mA
t _r , t _f	Input Rise and Fall Time * $V_{CC} = 4.5 \text{ V}$ (except Schmitt Inputs) $V_{CC} = 5.5 \text{ V}$	0	10 8.0	ns/V

 $^{^*}$ V_{IN} from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.



⁺Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

			V_{CC}	Guaranteed Limits		
Symbol	Parameter	Test Conditions	V	25 °C	-40°C to 85°C	Unit
V_{IH}	Minimum High-Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	4.5 5.5	2.0 2.0	2.0 2.0	V
$V_{\rm IL}$	Maximum Low - Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	V
V_{OH}	Minimum High-Level Output Voltage	$I_{OUT} \le -50 \ \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	V
		$^*V_{\rm IN} = V_{\rm IH}$ or $V_{\rm IL}$ $I_{\rm OH} = -24$ mA $I_{\rm OH} = -24$ mA	4.5 5.5	3.86 4.86	3.76 4.76	
V_{OL}	Maximum Low-Level Output Voltage	$I_{OUT} \le 50 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	V
		$^*V_{IN}$ = V_{IH} or V_{IL} I_{OL} =24 mA I_{OL} =24 mA	4.5 5.5	0.36 0.36	0.44 0.44	
I_{IN}	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	5.5	±0.1	±1.0	μΑ
ΔI_{CCT}	Additional Max I _{CC} /Input	V _{IN} =V _{CC} - 2.1 V	5.5		1.5	mA
I_{OLD}	+Minimum Dynamic Output Current	V _{OLD} =1.65 V Max	5.5		75	mA
I_{OHD}	+Minimum Dynamic Output Current	V _{OHD} =3.85 V Min	5.5		-75	mA
I_{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND	5.5	4.0	40	μА

^{*} All outputs loaded; thresholds on input associated with output under test.



⁺Maximum test duration 2.0 ms, one output loaded at a time.

AC ELECTRICAL CHARACTERISTICS(V_{CC} =5.0 V ± 10%, C_L =50pF,Input t_r = t_f =3.0 ns)

			Guaranteed Limits			
Symbol	Parameter	25 °C		-40°C to 85°C		Unit
		Min	Max	Min	Max	
f_{max}	Maximum Clock Frequency (Figure 1)	145		125		MHz
t_{PLH}	Propagation Delay , Clock to Q or Q (Figure 1)	4.0	11.0	3.5	13.0	ns
t_{PHL}	Propagation Delay , Clock to Q or Q (Figure 1)	3.0	10.0	2.5	11.0	ns
t _{PLH}	Propagation Delay , Set or Reset to Q or Q (Figure 2)	2.5	9.5	2.0	10.5	ns
t _{PHL}	Propagation Delay , Set or Reset to Q or Q (Figure 2)	2.5	10.0	2.0	11.5	ns
C _{IN}	Maximum Input Capacitance	4.5		4.5	pF	

		Typical @25°C,V _{CC} =5.0 V	
C_{PD}	Power Dissipation Capacitance	35	pF

TIMING REQUIREMENTS(V_{CC} =5.0 V ± 10%, C_L =50pF, Input t_r = t_f =3.0 ns)

		Guarantee		
Symbol	Parameter	25 °C	-40°C to 85°C	Unit
t_{su}	Minimum Setup Time, J or K to Clock (Figure 3)	2.0	2.5	ns
$t_{\rm h}$	Minimum Hold Time, Clock to J or K (Figure 3)	2.0	2.0	ns
$t_{ m w}$	Minimum Pulse Width, Set, Reset, Clock (Figures 1,2)	5.0	6.0	ns
t _{rec}	Minimum Recovery Time, Set or Reset to Clock (Figure 2)	0	0	ns




Figure 1. Switching Waveform

Figure 2. Switching Waveform




Figure 3. Switching Waveform

EXPANDED LOGIC DIAGRAM

