


**IN74ACT132**

**Quad 2-Input NAND Gate  
with Schmitt-Trigger Inputs  
High-Performance Silicon-Gate CMOS**

The IN74ACT132 is identical in pinout to the LS/ALS132, HC/HCT132. The IN74ACT132 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.


The IN74ACT132 can be used to enhance noise immunity or to square up slowly changing waveforms.

- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- Outputs Source/Sink 24 mA



**ORDERING INFORMATION**  
 IN74ACT132N Plastic  
 IN74ACT132D SOIC  
 T<sub>A</sub> = -40° to 85° C for all packages

**LOGIC DIAGRAM**



PIN 14 = V<sub>CC</sub>  
 PIN 7 = GND

**PIN ASSIGNMENT**

A1	1 ●	14	V <sub>CC</sub>
B1	2	13	B4
Y1	3	12	A4
A2	4	11	Y4
B2	5	10	B3
Y2	6	9	A3
GND	7	8	Y3

**FUNCTION TABLE**

Inputs		Output
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Sink/Source Current, per Pin	±50	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: : - 7 mW/°C from 65° to 125°C

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>J</sub>	Junction Temperature (PDIP)		140	°C
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+85	°C
I <sub>OH</sub>	Output Current - High		-24	mA
I <sub>OL</sub>	Output Current - Low		24	mA
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time * (except Schmitt Inputs)	V <sub>CC</sub> =4.5 V V <sub>CC</sub> =5.5 V	0 10 8.0	ns/V

\* V<sub>IN</sub> from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND ≤ (V<sub>IN</sub> or V<sub>OUT</sub>) ≤ V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS**(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limits		Unit
				25 °C	-40°C to 85°C	
V <sub>OH</sub>	Minimum High-Level Output Voltage	I <sub>OUT</sub> ≤ -50 μA	4.5	4.4	4.4	V
			5.5	5.4	5.4	
		*V <sub>IN</sub> ≤ V <sub>T</sub> - min or V <sub>T</sub> +max I <sub>OH</sub> =-12 mA I <sub>OH</sub> =-24 mA I <sub>OH</sub> =-24 mA	4.5	3.86	3.76	
			5.5	4.86	4.76	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	I <sub>OUT</sub> ≤ 50 μA	4.5	0.1	0.1	V
			5.5	0.1	0.1	
		*V <sub>IN</sub> ≥ V <sub>T</sub> +max I <sub>OL</sub> =12 mA I <sub>OL</sub> =24 mA I <sub>OL</sub> =24 mA	4.5	0.36	0.44	
			5.5	0.36	0.44	
V <sub>T</sub> +max	Maximum Positive-Going Input Threshold Voltage	V <sub>OUT</sub> =0.1 V T <sub>A</sub> = Worst Case	4.5 5.5	2.0 2.0		V
V <sub>T</sub> - min	Minimum Negative-Going Input Threshold Voltage	V <sub>OUT</sub> = V <sub>CC</sub> - 0.1 V T <sub>A</sub> = Worst Case	4.5 5.5	0.8 0.8		V
V <sub>H</sub> max	Maximum Hysteresis Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> - 0.1 V T <sub>A</sub> = Worst Case	4.5 5.5	1.2 1.2		V
V <sub>H</sub> min	Minimum Hysteresis Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> - 0.1 V T <sub>A</sub> = Worst Case	4.5 5.5	0.4 0.4		V
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	±0.1	±1.0	μA
ΔI <sub>CC</sub>	Addition Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> -2.1 V	5.5		1.5	mA
I <sub>OLD</sub>	+Minimum Dynamic Output Current	V <sub>OLD</sub> =1.65 V Max	5.5		75	mA
I <sub>OHD</sub>	+Minimum Dynamic Output Current	V <sub>OHD</sub> =3.85 V Min	5.5		-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	4.0	40	μA

\* All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.


Note: V<sub>H</sub>=(V<sub>T+</sub>)-(V<sub>T-</sub>)

**AC ELECTRICAL CHARACTERISTICS**( $V_{CC}=5.0\text{ V} \pm 10\%$ ,  $C_L=50\text{pF}$ , Input  $t_r=t_f=3.0\text{ ns}$ )

Symbol	Parameter	Guaranteed Limits				Unit
		25 °C		-40°C to 85°C		
		Min	Max	Min	Max	
$t_{PLH}$	Propagation Delay, Input A or B to Output Y (Figure 1)	3.0	11.5	2.5	13.0	ns
$t_{PHL}$	Propagation Delay, Input A or B to Output Y (Figure 1)	3.0	11.0	2.5	12.5	ns
$C_{IN}$	Maximum Input Capacitance	4.5		4.5		pF

$C_{PD}$	Power Dissipation Capacitance	Typical @25°C, $V_{CC}=5.0\text{ V}$		pF
		30		



**Figure 1. Switching Waveforms**